5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> MC14520BCL
MC14520BCL PDF预览

MC14520BCL

更新时间： 2024-11-18 12:59:55
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
9页 113K
描述
BINARY COUNTER

阅读下载

中文翻译

获取价格

MC14520BCL 技术参数

生命周期：Active包装说明：DIP,
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.66其他特性：GATED CLOCK; SCHMITT TRIGGER ON CLOCK INPUT
计数方向：UP系列：4000/14000/40000
JESD-30 代码：R-GDIP-T16长度：19.3 mm
负载/预设输入：YES逻辑集成电路类型：BINARY COUNTER
工作模式：SYNCHRONOUS位数：4
功能数量：2端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DIP
封装形状：RECTANGULAR封装形式：IN-LINE
传播延迟（tpd）：560 ns座面最大高度：4.19 mm
最大供电电压 (Vsup)：18 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL触发器类型：POSITIVE EDGE
宽度：7.62 mmBase Number Matches：1

MC14520BCL 数据手册

 浏览型号MC14520BCL的Datasheet PDF文件第2页浏览型号MC14520BCL的Datasheet PDF文件第3页浏览型号MC14520BCL的Datasheet PDF文件第4页浏览型号MC14520BCL的Datasheet PDF文件第5页浏览型号MC14520BCL的Datasheet PDF文件第6页浏览型号MC14520BCL的Datasheet PDF文件第7页 
MC14518B, MC14520B  
Dual Up Counters  
The MC14518B dual BCD counter and the MC14520B dual binary  
counter are constructed with MOS P−channel and N−channel  
enhancement mode devices in a single monolithic structure. Each  
consists of two identical, independent, internally synchronous 4−stage  
counters. The counter stages are type D flip−flops, with interchangeable  
Clock and Enable lines for incrementing on either the positive−going or  
negative−going transition as required when cascading multiple stages.  
Each counter can be cleared by applying a high level on the Reset line.  
In addition, the MC14518B will count out of all undefined states within  
two clock periods. These complementary MOS up counters find  
primary use in multi−stage synchronous or ripple counting applications  
requiring low power dissipation and/or high noise immunity.  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
PDIP−16  
P SUFFIX  
CASE 648  
MC145xxBCP  
AWLYYWWG  
Features  
1
• Diode Protection on All Inputs  
16  
• Supply Voltage Range = 3.0 Vdc to 18 Vdc  
• Internally Synchronous for High Internal and External Speeds  
SOIC−16  
DW SUFFIX  
CASE 751G  
145xxB  
AWLYYWWG  
• Logic Edge−Clocked Design — Incremented on Positive Transition  
of Clock or Negative Transition on Enable  
• Capable of Driving Two Low−power TTL Loads or One Low−power  
Schottky TTL Load Over the Rated Temperature Range  
• Pb−Free Packages are Available*  
1
16  
SOEIAJ−16  
F SUFFIX  
CASE 966  
MC145xxB  
ALYWG  
MAXIMUM RATINGS (Voltages Referenced to V ) (Note 1.)  
SS  
Symbol  
Parameter  
Value  
Unit  
V
1
V
DD  
DC Supply Voltage Range  
−0.5 to +18.0  
xx  
= 18 or 20  
V , V  
Input or Output Voltage Range  
(DC or Transient)  
−0.5 to V + 0.5  
V
A
WL, L  
YY, Y  
= Assembly Location  
= Wafer Lot  
= Year  
in out  
DD  
I , I  
in out  
Input or Output Current  
(DC or Transient) per Pin  
10  
mA  
WW, W = Work Week  
G
= Pb−Free Indicator  
P
D
Power Dissipation,  
500  
mW  
per Package (Note 2.)  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
T
Operating Temperature Range  
Storage Temperature Range  
−55 to +125  
−65 to +150  
260  
°C  
°C  
°C  
A
T
stg  
T
Lead Temperature  
L
(8−Second Soldering)  
Maximum ratings are those values beyond which device damage can occur.  
Maximum ratings applied to the device are individual stress limit values (not  
normal operating conditions) and are not valid simultaneously. If these limits are  
exceeded, device functional operation is not implied, damage may occur and  
reliability may be affected.  
1. Maximum Ratings are those values beyond which damage to the device  
may occur.  
2. Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
high−impedance circuit. For proper operation, V and V should be constrained  
in  
out  
to the range V v (V or V ) v V  
.
SS  
in  
out  
DD  
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,  
either V or V ). Unused outputs must be left open.  
SS  
DD  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
January, 2006 − Rev. 5  
MC14518B/D  
 
1234567...9

中文翻译

下载PDF

与MC14520BCL相关器件

型号 品牌 获取价格 描述 数据表
MC14520BCP ONSEMI

获取价格

 		Dual Up Counters
MC14520BCP MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16, PLAS
MC14520BCPD MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16, PLAS
MC14520BCPDS MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16, PLAS
MC14520BCPG ONSEMI

获取价格

 		Dual Up Counters
MC14520BDW ONSEMI

获取价格

 		Dual Up Counters
MC14520BDW MOTOROLA

获取价格

 		Binary Counter, 4000/14000/40000 Series, Synchronous, Positive Edge Triggered, 4-Bit, Up D
MC14520BDWG ONSEMI

获取价格

 		Dual Up Counters
MC14520BDWR2 ONSEMI

获取价格

 		Dual Up Counters
MC14520BDWR2 MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, SOIC

与MC14520BCL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证