5秒后页面跳转
捷配首页

Datasheet > MC14518BDW
MC14518BDW PDF预览

MC14518BDW

更新时间： 2024-11-03 20:05:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 光电二极管
页数 文件大小 规格书
7页 203K
描述
4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16, PLASTIC, SOIC-16

阅读下载

中文翻译

获取价格

MC14518BDW 技术参数

是否Rohs认证： 不符合生命周期：Transferred
包装说明：SOP, SOP16,.4Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.7
其他特性：GATED CLOCK; SCHMITT TRIGGER ON CLOCK INPUT计数方向：UP
系列：4000/14000/40000JESD-30 代码：R-PDSO-G16
JESD-609代码：e0长度：10.3 mm
负载电容（CL）：50 pF负载/预设输入：NO
逻辑集成电路类型：DECADE COUNTER最大频率@ Nom-Sup：1500000 Hz
最大I（ol）：0.00064 A工作模式：SYNCHRONOUS
位数：4功能数量：2
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
电源：5/15 V传播延迟（tpd）：560 ns
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：Counters最大供电电压 (Vsup)：18 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL触发器类型：POSITIVE EDGE
宽度：7.5 mm最小 fmax：1.5 MHz
Base Number Matches：1

MC14518BDW 数据手册

 浏览型号MC14518BDW的Datasheet PDF文件第2页浏览型号MC14518BDW的Datasheet PDF文件第3页浏览型号MC14518BDW的Datasheet PDF文件第4页浏览型号MC14518BDW的Datasheet PDF文件第5页浏览型号MC14518BDW的Datasheet PDF文件第6页浏览型号MC14518BDW的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The MC14518B dual BCD counter and the MC14520B dual binary counter  
are constructed with MOS P–channel and N–channel enhancement mode  
devices in a single monolithic structure. Each consists of two identical,  
independent, internally synchronous 4–stage counters. The counter stages  
are type D flip–flops, with interchangeable Clock and Enable lines for  
incrementing on either the positive–going or negative–going transition as  
required when cascading multiple stages. Each counter can be cleared by  
applying a high level on the Reset line. In addition, the MC14518B will count  
out of all undefined states within two clock periods. These complementary  
MOS up counters find primary use in multi–stage synchronous or ripple  
counting applications requiring low power dissipation and/or high noise  
immunity.  
L SUFFIX  
CERAMIC  
CASE 620  
P SUFFIX  
PLASTIC  
CASE 648  
DW SUFFIX  
SOIC  
CASE 751G  
•
•
•
•
Diode Protection on All Inputs  
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
Internally Synchronous for High Internal and External Speeds  
Logic Edge–Clocked Design — Incremented on Positive Transition of  
Clock or Negative Transition on Enable  
Capable of Driving Two Low–power TTL Loads or One Low–power  
Schottky TTL Load Over the Rated Temperature Range  
ORDERING INFORMATION  
MC14XXXBCP  
MC14XXXBCL  
MC14XXXBDW  
Plastic  
Ceramic  
SOIC  
•
T
A
= – 55° to 125°C for all packages.  
MAXIMUM RATINGS* (Voltages Referenced to V  
)
SS  
Symbol  
Parameter  
DC Supply Voltage  
Value  
Unit  
V
V
DD  
– 0.5 to + 18.0  
BLOCK DIAGRAM  
V , V  
Input or Output Voltage (DC or Transient)  
0.5 to V  
DD  
+ 0.5  
V
in out  
CLOCK  
1
I , I  
in out  
Input or Output Current (DC or Transient),  
per Pin  
± 10  
mA  
Q0  
3
4
5
6
Q1  
C
2
Q2  
P
D
Power Dissipation, per Package†  
Storage Temperature  
500  
mW  
C
ENABLE  
Q3  
R
T
stg  
– 65 to + 150  
260  
T
L
Lead Temperature (8–Second Soldering)  
C
7
* Maximum Ratings are those values beyond which damage to the device may occur.  
†Temperature Derating:  
CLOCK  
9
11  
12  
13  
14  
Q0  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C  
Q1  
C
10  
Q2  
ENABLE  
Q3  
R
TRUTH TABLE  
Clock Enable Reset  
Action  
Increment Counter  
Increment Counter  
No Change  
15  
V
V
= PIN 16  
= PIN 8  
DD  
SS  
1
X
0
0
0
0
0
0
0
1
0
This device contains protection circuitry to  
guard against damage due to high static  
voltages or electric fields. However, pre-  
cautions must be taken to avoid applications of  
any voltage higher than maximum rated volt-  
ages to this high–impedance circuit. For proper  
operation, V and V  
to the range V  
Unused inputs must always be tied to an  
appropriatelogic voltage level (e.g., either V  
or V ). Unused outputs must be left open.  
DD  
X
No Change  
No Change  
1
No Change  
X
X
Q0 thru Q3 = 0  
should be constrained  
in  
out  
(V or V  
X = Don’t Care  
)
V
DD  
.
SS  
in out  
SS  
REV 3  
1/94  
Motorola, Inc. 1995  
1234567

中文翻译

下载PDF

MC14518BDW 替代型号

型号 品牌 替代类型 描述 数据表
HEF4518BT NEXPERIA

功能相似

 Dual BCD counterProduction

与MC14518BDW相关器件

型号 品牌 获取价格 描述 数据表
MC14518BDWG ONSEMI

获取价格

 		Dual Up Counters
MC14518BDWR2 ONSEMI

获取价格

 		Dual Up Counters
MC14518BDWR2 MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16, SOIC
MC14518BDWR2G ONSEMI

获取价格

 		Dual Up Counters
MC14518BF ONSEMI

获取价格

 		Dual Up Counters
MC14518BFEL ONSEMI

获取价格

 		Dual Up Counters
MC14518BFELG ONSEMI

获取价格

 		Dual Up Counters
MC14518BFL1 ONSEMI

获取价格

 		IC,COUNTER,UP,DECADE,CMOS,SOP,16PIN,PLASTIC
MC14518BFL2 ONSEMI

获取价格

 		IC,COUNTER,UP,DECADE,CMOS,SOP,16PIN,PLASTIC
MC145190 MOTOROLA

获取价格

 		1.1 GHz PLL Frequency Synthesizers

与MC14518BDW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证