5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> MC14094BDR2
MC14094BDR2 PDF预览

MC14094BDR2

更新时间： 2024-11-22 22:58:11
品牌 Logo 应用领域
安森美 - ONSEMI 存储触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
8页 235K
描述
8-Stage Shift/Store Register with Three-State Outputs

阅读下载

中文翻译

获取价格

MC14094BDR2 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：SOIC包装说明：SOP, SOP16,.25
针数：16Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：7.58计数方向：RIGHT
系列：4000/14000/40000JESD-30 代码：R-PDSO-G16
JESD-609代码：e0长度：9.9 mm
逻辑集成电路类型：SERIAL IN PARALLEL OUT位数：8
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：240
电源：5/15 V传播延迟（tpd）：840 ns
认证状态：Not Qualified座面最大高度：1.75 mm
子类别：Shift Registers标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Tin/Lead (Sn85Pb15)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
触发器类型：POSITIVE EDGE宽度：3.9 mm
最小 fmax：3 MHz

MC14094BDR2 数据手册

 浏览型号MC14094BDR2的Datasheet PDF文件第2页浏览型号MC14094BDR2的Datasheet PDF文件第3页浏览型号MC14094BDR2的Datasheet PDF文件第4页浏览型号MC14094BDR2的Datasheet PDF文件第5页浏览型号MC14094BDR2的Datasheet PDF文件第6页浏览型号MC14094BDR2的Datasheet PDF文件第7页 
The MC14094B combines an 8–stage shift register with a data latch  
for each stage and a three–state output from each latch.  
Data is shifted on the positive clock transition and is shifted from the  
http://onsemi.com  
seventh stage to two serial outputs. The Q output data is for use in  
S
high–speed cascaded systems. The Q′ output data is shifted on the  
following negative clock transition for use in low–speed cascaded  
systems.  
Data from each stage of the shift register is latched on the negative  
transition of the strobe input. Data propagates through the latch while  
strobe is high.  
S
MARKING  
DIAGRAMS  
16  
PDIP–16  
P SUFFIX  
CASE 648  
MC14094BCP  
AWLYYWW  
Outputs of the eight data latches are controlled by three–state  
buffers which are placed in the high–impedance state by a logic Low  
on Output Enable.  
1
16  
1
SOIC–16  
D SUFFIX  
CASE 751B  
• Three–State Outputs  
14094B  
AWLYWW  
• Capable of Driving Two Low–Power TTL Loads or One Low–Power  
Schottky TTL Load Over the Rated Temperature Range  
• Input Diode Protection  
16  
• Data Latch  
• Dual Outputs for Data Out on Both Positive and  
Negative Clock Transitions  
TSSOP–16  
DT SUFFIX  
CASE 948F  
14  
094B  
ALYW  
• Useful for Serial–to–Parallel Data Conversion  
1
• Pin–for–Pin Compatible with CD4094B  
16  
1
SOEIAJ–16  
F SUFFIX  
CASE 966  
MAXIMUM RATINGS (Voltages Referenced to V ) (Note 2.)  
MC14094B  
AWLYWW  
SS  
Symbol  
Parameter  
Value  
Unit  
V
V
DD  
DC Supply Voltage Range  
–0.5 to +18.0  
V , V  
Input or Output Voltage Range  
(DC or Transient)  
–0.5 to V + 0.5  
V
in out  
DD  
A
= Assembly Location  
WL or L = Wafer Lot  
YY or Y = Year  
WW or W = Work Week  
I , I  
in out  
Input or Output Current  
(DC or Transient) per Pin  
±10  
mA  
P
D
Power Dissipation,  
per Package (Note 3.)  
500  
mW  
ORDERING INFORMATION  
T
Ambient Temperature Range  
Storage Temperature Range  
–55 to +125  
–65 to +150  
260  
°C  
°C  
°C  
Device  
Package  
PDIP–16  
SOIC–16  
SOIC–16  
TSSOP–16  
Shipping  
A
T
stg  
MC14094BCP  
MC14094BD  
2000/Box  
48/Rail  
T
Lead Temperature  
(8–Second Soldering)  
L
MC14094BDR2  
MC14094BDT  
2500/Tape & Reel  
96/Rail  
2. Maximum Ratings are those values beyond which damage to the device  
may occur.  
3. Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
MC14094BDTR2 TSSOP–16 2500/Tape & Reel  
MC14094BF SOEIAJ–16 See Note 1.  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
1. For ordering information on the EIAJ version of the  
SOIC packages, please contact your local ON  
Semiconductor representative.  
high–impedancecircuit. For proper operation, V and V should be constrained  
in  
out  
to the range V  
(V or V  
)
V
DD  
.
SS  
in  
out  
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,  
either V or V ). Unused outputs must be left open.  
SS  
DD  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 3  
MC14094B/D  
12345678

中文翻译

下载PDF

MC14094BDR2 替代型号

型号 品牌 替代类型 描述 数据表
MC14094BFG ONSEMI

完全替代

 8−Stage Shift/Store Register with Three−State Outputs
MC14094BF ONSEMI

完全替代

 8-Stage Shift/Store Register with Three-State Outputs
MC14094BD ONSEMI

完全替代

 8-Stage Shift/Store Register with Three-State Outputs

与MC14094BDR2相关器件

型号 品牌 获取价格 描述 数据表
MC14094BDR2G ONSEMI

获取价格

 		8−Stage Shift/Store Register with Three−State Outputs
MC14094BDT ONSEMI

获取价格

 		8-Stage Shift/Store Register with Three-State Outputs
MC14094BDTR2 ONSEMI

获取价格

 		8-Stage Shift/Store Register with Three-State Outputs
MC14094BDTR2G ONSEMI

获取价格

 		8-Stage Shift/Store Register with Three-State Outputs
MC14094BF ONSEMI

获取价格

 		8-Stage Shift/Store Register with Three-State Outputs
MC14094BF ROCHESTER

获取价格

 		Serial In Parallel Out, 4000/14000/40000 Series, 8-Bit, Right Direction, True Output, CMOS
MC14094BFEL ONSEMI

获取价格

 		8−Stage Shift/Store Register with Three−State Outputs
MC14094BFEL ROCHESTER

获取价格

 		Serial In Parallel Out, 4000/14000/40000 Series, 8-Bit, Right Direction, True Output, CMOS
MC14094BFELG ONSEMI

获取价格

 		8−Stage Shift/Store Register with Three−State Outputs
MC14094BFG ONSEMI

获取价格

 		8−Stage Shift/Store Register with Three−State Outputs

与MC14094BDR2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证