5秒后页面跳转
捷配首页

Datasheet > MC14094BFL2
MC14094BFL2 PDF预览

MC14094BFL2

更新时间： 2024-11-04 14:43:27
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
8页 231K
描述
4000/14000/40000 SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, EIAJ, PLASTIC, SOIC-16

阅读下载

中文翻译

获取价格

MC14094BFL2 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：SOIC包装说明：SOP, SOP16,.3
针数：16Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.56
Is Samacsys：N计数方向：RIGHT
系列：4000/14000/40000JESD-30 代码：R-PDSO-G16
JESD-609代码：e4长度：10.2 mm
逻辑集成电路类型：SERIAL IN PARALLEL OUT最大频率@ Nom-Sup：1250000 Hz
位数：8功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5/15 V
传播延迟（tpd）：840 ns认证状态：Not Qualified
座面最大高度：2.05 mm子类别：Shift Registers
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：5.275 mm最小 fmax：3 MHz
Base Number Matches：1

MC14094BFL2 数据手册

 浏览型号MC14094BFL2的Datasheet PDF文件第2页浏览型号MC14094BFL2的Datasheet PDF文件第3页浏览型号MC14094BFL2的Datasheet PDF文件第4页浏览型号MC14094BFL2的Datasheet PDF文件第5页浏览型号MC14094BFL2的Datasheet PDF文件第6页浏览型号MC14094BFL2的Datasheet PDF文件第7页 
The MC14094B combines an 8–stage shift register with a data latch  
for each stage and a three–state output from each latch.  
Data is shifted on the positive clock transition and is shifted from the  
http://onsemi.com  
seventh stage to two serial outputs. The Q output data is for use in  
S
high–speed cascaded systems. The Q′ output data is shifted on the  
following negative clock transition for use in low–speed cascaded  
systems.  
Data from each stage of the shift register is latched on the negative  
transition of the strobe input. Data propagates through the latch while  
strobe is high.  
S
MARKING  
DIAGRAMS  
16  
PDIP–16  
P SUFFIX  
CASE 648  
MC14094BCP  
AWLYYWW  
Outputs of the eight data latches are controlled by three–state  
buffers which are placed in the high–impedance state by a logic Low  
on Output Enable.  
1
16  
1
SOIC–16  
D SUFFIX  
CASE 751B  
• Three–State Outputs  
14094B  
AWLYWW  
• Capable of Driving Two Low–Power TTL Loads or One Low–Power  
Schottky TTL Load Over the Rated Temperature Range  
• Input Diode Protection  
16  
• Data Latch  
• Dual Outputs for Data Out on Both Positive and  
Negative Clock Transitions  
TSSOP–16  
DT SUFFIX  
CASE 948F  
14  
094B  
ALYW  
• Useful for Serial–to–Parallel Data Conversion  
1
• Pin–for–Pin Compatible with CD4094B  
16  
1
SOEIAJ–16  
F SUFFIX  
CASE 966  
MAXIMUM RATINGS (Voltages Referenced to V ) (Note 2.)  
MC14094B  
AWLYWW  
SS  
Symbol  
Parameter  
Value  
Unit  
V
V
DD  
DC Supply Voltage Range  
–0.5 to +18.0  
V , V  
Input or Output Voltage Range  
(DC or Transient)  
–0.5 to V + 0.5  
V
in out  
DD  
A
= Assembly Location  
WL or L = Wafer Lot  
YY or Y = Year  
WW or W = Work Week  
I , I  
in out  
Input or Output Current  
(DC or Transient) per Pin  
±10  
mA  
P
D
Power Dissipation,  
per Package (Note 3.)  
500  
mW  
ORDERING INFORMATION  
T
Ambient Temperature Range  
Storage Temperature Range  
–55 to +125  
–65 to +150  
260  
°C  
°C  
°C  
Device  
Package  
PDIP–16  
SOIC–16  
SOIC–16  
TSSOP–16  
Shipping  
A
T
stg  
MC14094BCP  
MC14094BD  
2000/Box  
48/Rail  
T
Lead Temperature  
(8–Second Soldering)  
L
MC14094BDR2  
MC14094BDT  
2500/Tape & Reel  
96/Rail  
2. Maximum Ratings are those values beyond which damage to the device  
may occur.  
3. Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
MC14094BDTR2 TSSOP–16 2500/Tape & Reel  
MC14094BF SOEIAJ–16 See Note 1.  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
1. For ordering information on the EIAJ version of the  
SOIC packages, please contact your local ON  
Semiconductor representative.  
high–impedancecircuit. For proper operation, V and V should be constrained  
in  
out  
to the range V  
(V or V  
)
V
DD  
.
SS  
in  
out  
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,  
either V or V ). Unused outputs must be left open.  
SS  
DD  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 3  
MC14094B/D  
12345678

中文翻译

下载PDF

与MC14094BFL2相关器件

型号 品牌 获取价格 描述 数据表
MC14094BFR1 ROCHESTER

获取价格

 		4000/14000/40000 SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
MC14097 MOTOROLA

获取价格

 		Analog Multiplexers/Demultiplexers
MC14097BALD MOTOROLA

获取价格

 		Differential Multiplexer, 1 Func, 8 Channel, CMOS, CDIP24
MC14097BALDS MOTOROLA

获取价格

 		Differential Multiplexer, 1 Func, 8 Channel, CMOS, CDIP24
MC14097BALS MOTOROLA

获取价格

 		Differential Multiplexer, 1 Func, 8 Channel, CMOS, CDIP24
MC14097BCL MOTOROLA

获取价格

 		Analog Multiplexers/Demultiplexers
MC14097BCLD MOTOROLA

获取价格

 		Differential Multiplexer, 1 Func, 8 Channel, CMOS, CDIP24
MC14097BCLDS MOTOROLA

获取价格

 		Differential Multiplexer, 1 Func, 8 Channel, CMOS, CDIP24
MC14097BCLS MOTOROLA

获取价格

 		Differential Multiplexer, 1 Func, 8 Channel, CMOS, CDIP24
MC14097BCP MOTOROLA

获取价格

 		Analog Multiplexers/Demultiplexers

与MC14094BFL2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证