5秒后页面跳转
MC10EP51 PDF预览

MC10EP51

更新时间: 2024-02-21 18:41:49
品牌 Logo 应用领域
安森美 - ONSEMI 触发器时钟
页数 文件大小 规格书
8页 79K
描述
3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock

MC10EP51 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:DFN包装说明:HVSON, SOLCC8,.08,20
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:5 weeks
风险等级:5.64系列:10E
JESD-30 代码:S-PDSO-N8长度:2 mm
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:3000000000 Hz
湿度敏感等级:1位数:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:HVSON封装等效代码:SOLCC8,.08,20
封装形状:SQUARE封装形式:SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:-5.2 V最大电源电流(ICC):47 mA
Prop。Delay @ Nom-Sup:0.42 ns传播延迟(tpd):0.42 ns
认证状态:Not Qualified座面最大高度:1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:2 mm
Base Number Matches:1

MC10EP51 数据手册

 浏览型号MC10EP51的Datasheet PDF文件第2页浏览型号MC10EP51的Datasheet PDF文件第3页浏览型号MC10EP51的Datasheet PDF文件第4页浏览型号MC10EP51的Datasheet PDF文件第5页浏览型号MC10EP51的Datasheet PDF文件第6页浏览型号MC10EP51的Datasheet PDF文件第7页 
MC10EP51, MC100EP51  
3.3V / 5VĄECL D Flip-Flop  
with Reset and Differential  
Clock  
The MC10/100EP51 is a differential clock D flip–flop with reset.  
The device is functionally equivalent to the EL51 and LVEL51  
devices.  
The reset input is an asynchronous, level triggered signal. Data  
enters the master portion of the flip–flop when the clock is LOW and is  
transferred to the slave, and thus the outputs, upon a positive transition  
of the clock. The differential clock inputs of the EP51 allow the device  
to be used as a negative edge triggered flip-flop.  
http://onsemi.com  
MARKING DIAGRAMS*  
8
8
8
HEP51  
ALYW  
KEP51  
ALYW  
1
SO–8  
The differential input employs clamp circuitry to maintain stability  
under open input conditions. When left open, the CLK input will be  
D SUFFIX  
CASE 751  
1
1
pulled down to V and the CLK input will be biased at V /2.  
EE  
CC  
The 100 Series contains temperature compensation.  
8
1
8
1
8
350 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
1
HP51  
ALYW  
KP51  
ALYW  
TSSOP–8  
DT SUFFIX  
CASE 948R  
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
L = Wafer Lot  
Y = Year  
H = MC10  
K = MC100  
with V = –3.0 V to –5.5 V  
EE  
Open Input Default State  
Safety Clamp on Inputs  
W = Work Week  
A = Assembly Location  
*For additional information, see Application Note  
AND8002/D  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10EP51D  
SO–8  
98 Units/Rail  
MC10EP51DR2  
MC100EP51D  
MC100EP51DR2  
MC10EP51DT  
SO–8  
SO–8  
2500 Tape & Reel  
98 Units/Rail  
SO–8  
2500 Tape & Reel  
100 Units/Rail  
TSSOP–8  
MC10EP51DTR2 TSSOP–8 2500 Tape & Reel  
MC100EP51DT TSSOP–8 100 Units/Rail  
MC100EP51DTR2 TSSOP–8 2500 Tape & Reel  
Semiconductor Components Industries, LLC, 2001  
1
Publication Order Number:  
April, 2001 – Rev. 3  
MC10EP51/D  

与MC10EP51相关器件

型号 品牌 获取价格 描述 数据表
MC10EP51_06 ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51_12 ONSEMI

获取价格

ECL D Flip-Flop with Reset and Differential Clock
MC10EP51D ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC10EP51DG ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51DR2 ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC10EP51DR2G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51DT ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC10EP51DTG ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51DTR2 ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC10EP51DTR2G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock