5秒后页面跳转
MC10EP51DR2G PDF预览

MC10EP51DR2G

更新时间: 2024-02-03 04:24:44
品牌 Logo 应用领域
安森美 - ONSEMI 触发器时钟
页数 文件大小 规格书
11页 155K
描述
3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock

MC10EP51DR2G 数据手册

 浏览型号MC10EP51DR2G的Datasheet PDF文件第2页浏览型号MC10EP51DR2G的Datasheet PDF文件第3页浏览型号MC10EP51DR2G的Datasheet PDF文件第4页浏览型号MC10EP51DR2G的Datasheet PDF文件第5页浏览型号MC10EP51DR2G的Datasheet PDF文件第6页浏览型号MC10EP51DR2G的Datasheet PDF文件第7页 
MC10EP51, MC100EP51  
3.3V / 5VꢀECL D Flip−Flop  
with Reset and Differential  
Clock  
Description  
http://onsemi.com  
MARKING DIAGRAMS*  
The MC10/100EP51 is a differential clock D flipflop with reset.  
The device is functionally equivalent to the EL51 and LVEL51  
devices.  
The reset input is an asynchronous, level triggered signal. Data  
enters the master portion of the flipflop when the clock is LOW and is  
transferred to the slave, and thus the outputs, upon a positive transition  
of the clock. The differential clock inputs of the EP51 allow the device  
to be used as a negative edge triggered flip-flop.  
8
8
8
HEP51  
ALYW  
G
KEP51  
ALYW  
G
1
SOIC8  
D SUFFIX  
CASE 751  
1
1
The differential input employs clamp circuitry to maintain stability  
under open input conditions. When left open, the CLK input will be  
pulled down to V and the CLK input will be biased at V /2.  
EE  
CC  
The 100 Series contains temperature compensation.  
8
1
8
1
8
1
HP51  
KP51  
Features  
ALYWG  
ALYWG  
350 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
TSSOP8  
DT SUFFIX  
CASE 948R  
G
G
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
with V = 3.0 V to 5.5 V  
EE  
Open Input Default State  
Safety Clamp on Inputs  
PbFree Packages are Available  
1
4
1
4
DFN8  
MN SUFFIX  
CASE 506AA  
H
K
= MC10  
= MC100  
A
L
= Assembly Location  
= Wafer Lot  
5S = MC10  
3N = MC100  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
M
= Date Code  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 8 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 6  
MC10EP51/D  

MC10EP51DR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP31DR2G ONSEMI

完全替代

3.3V / 5V ECL D Flip−Flop with Set and Reset
MC100EP51DR2G ONSEMI

完全替代

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51DR2 ONSEMI

完全替代

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock

与MC10EP51DR2G相关器件

型号 品牌 获取价格 描述 数据表
MC10EP51DT ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC10EP51DTG ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51DTR2 ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC10EP51DTR2G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51MNR4G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC10EP51MNTAG ONSEMI

获取价格

ECL D Flip-Flop with Reset and Differential Clock
MC10EP52 ONSEMI

获取价格

3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip
MC10EP52_06 ONSEMI

获取价格

3.3V / 5V ECL Differential Data and Clock D Flip−Flop
MC10EP52D ONSEMI

获取价格

3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip
MC10EP52DG ONSEMI

获取价格

3.3V / 5V ECL Differential Data and Clock D Flip−Flop