5秒后页面跳转
MC10159FNR2 PDF预览

MC10159FNR2

更新时间: 2024-09-17 14:53:11
品牌 Logo 应用领域
安森美 - ONSEMI 输出元件逻辑集成电路
页数 文件大小 规格书
4页 110K
描述
10K SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20, PLASTIC, LCC-20

MC10159FNR2 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:PLASTIC, LCC-20
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.6
Is Samacsys:N系列:10K
JESD-30 代码:S-PQCC-J20JESD-609代码:e0
长度:8.965 mm逻辑集成电路类型:MULTIPLEXER
湿度敏感等级:1功能数量:4
输入次数:2输出次数:1
端子数量:20最高工作温度:85 °C
最低工作温度:-30 °C输出特性:OPEN-EMITTER
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC20,.4SQ
封装形状:SQUARE封装形式:CHIP CARRIER
包装方法:TAPE AND REEL电源:-5.2 V
最大电源电流(ICC):58 mAProp。Delay @ Nom-Sup:5.3 ns
传播延迟(tpd):3.3 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Multiplexer/Demultiplexers
表面贴装:YES技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn80Pb20)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:8.965 mm
Base Number Matches:1

MC10159FNR2 数据手册

 浏览型号MC10159FNR2的Datasheet PDF文件第2页浏览型号MC10159FNR2的Datasheet PDF文件第3页浏览型号MC10159FNR2的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10159 is a quad two channel multiplexer with enable. It incorporates  
common enable and common data select inputs. The select input determines  
which data inputs are enabled. A high (H) level enables data inputs D00, D10,  
D20, and D30. A low (L) level enables data inputs D01, D11, D21, and D31. Any  
change on the data inputs will be reflected at the outputs while the enable is low.  
Input levels are inverted at the output.  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
P
= 218 mW typ/pkg (No Load)  
= 2.5 ns typ (Data to Q)  
3.2 ns typ (Select to Q)  
D
t
pd  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
t , t = 2.5 ns typ (20%–80%)  
r f  
FN SUFFIX  
PLCC  
CASE 775–02  
LOGIC DIAGRAM  
SELECT  
9
5
6
DIP  
D01  
D00  
PIN ASSIGNMENT  
1
2
Q0  
Q1  
Q0  
Q1  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Q2  
Q3  
D11  
D11  
D10  
3
4
D20  
D21  
D10  
D01  
ENABLE  
7
D30  
D00  
D31  
ENABLE  
D21 12  
15 Q2  
SELECT  
V
EE  
D20 13  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
D31 10  
D30 11  
14 Q3  
V
V
= PIN 16  
= PIN 8  
CC  
EE  
TRUTH TABLE  
Enable  
Select  
D0 D1  
Q
H
L
L
L
L
L
H
L
L
X
X
L
L
H
X
X
X
H
H
X
H
L
H
X
L
3/93  
Motorola, Inc. 1996  
REV 5  

与MC10159FNR2相关器件

型号 品牌 获取价格 描述 数据表
MC10159L MOTOROLA

获取价格

Quad 2-Input Multiplexer
MC10159L ONSEMI

获取价格

Quad 2-Input Multiplexer (Inverting)
MC10159L1 MOTOROLA

获取价格

Multiplexer, 4-Func, 2 Line Input, ECL10K, CDIP16
MC10159LD MOTOROLA

获取价格

暂无描述
MC10159LDS MOTOROLA

获取价格

Multiplexer, 4-Func, 2 Line Input, ECL10K, CDIP16
MC10159LS MOTOROLA

获取价格

Multiplexer, 4-Func, 2 Line Input, ECL10K, CDIP16
MC10159P ONSEMI

获取价格

Quad 2-Input Multiplexer (Inverting)
MC10159P MOTOROLA

获取价格

Quad 2-Input Multiplexer
MC10159PDS MOTOROLA

获取价格

Multiplexer, 4-Func, 2 Line Input, ECL10K, PDIP16
MC10160L MOTOROLA

获取价格

12-Bit Parity Generator-Checker