5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> MC100LVEP210FARG
MC100LVEP210FARG PDF预览

MC100LVEP210FARG

更新时间： 2024-09-23 04:18:11
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器
页数 文件大小 规格书
9页 159K
描述
2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver

阅读下载

中文翻译

获取价格

MC100LVEP210FARG 技术参数

是否无铅： 不含铅生命周期：Active
零件包装代码：QFP包装说明：LQFP, QFP32,.35SQ,32
针数：32Reach Compliance Code：compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：1.06其他特性：NECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.8V
系列：100LVE输入调节：DIFFERENTIAL
JESD-30 代码：S-PQFP-G32JESD-609代码：e3
长度：7 mm逻辑集成电路类型：LOW SKEW CLOCK DRIVER
湿度敏感等级：2功能数量：2
反相输出次数：端子数量：32
实输出次数：5最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装等效代码：QFP32,.35SQ,32
封装形状：SQUARE封装形式：FLATPACK, LOW PROFILE
峰值回流温度（摄氏度）：260电源：+-2.375/+-3.8 V
Prop。Delay @ Nom-Sup：0.75 ns传播延迟（tpd）：0.43 ns
认证状态：Not QualifiedSame Edge Skew-Max（tskwd）：0.025 ns
座面最大高度：1.6 mm子类别：Clock Drivers
最大供电电压 (Vsup)：3.8 V最小供电电压 (Vsup)：2.375 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：ECL温度等级：INDUSTRIAL
端子面层：Tin (Sn)端子形式：GULL WING
端子节距：0.8 mm端子位置：QUAD
处于峰值回流温度下的最长时间：40宽度：7 mm
Base Number Matches：1

MC100LVEP210FARG 数据手册

 浏览型号MC100LVEP210FARG的Datasheet PDF文件第2页浏览型号MC100LVEP210FARG的Datasheet PDF文件第3页浏览型号MC100LVEP210FARG的Datasheet PDF文件第4页浏览型号MC100LVEP210FARG的Datasheet PDF文件第5页浏览型号MC100LVEP210FARG的Datasheet PDF文件第6页浏览型号MC100LVEP210FARG的Datasheet PDF文件第7页 
MC100LVEP210  
2.5V / 3.3Vꢀ1:5 Dual  
Differential ECL/PECL/HSTL  
Clock Driver  
Description  
http://onsemi.com  
MARKING  
The MC100LVEP210 is a low skew 1−to−5 dual differential driver,  
designed with clock distribution in mind. The ECL/PECL input  
signals can be either differential or single−ended if the V output is  
BB  
DIAGRAM*  
used. The signal is fanned out to 5 identical differential outputs. HSTL  
inputs can be used when the EP210 is operating in PECL mode.  
The LVEP210 specifically guarantees low output−to−output skew.  
Optimal design, layout, and processing minimize skew within a device  
and from device to device.  
To ensure the tight skew specification is realized, both sides of the  
differential output need to be terminated identically into 50 W even if  
only one output is being used. If an output pair is unused, both outputs  
may be left open (unterminated) without affecting skew.  
MC100  
LVEP21  
AWLYYWWG  
32−LEAD LQFP  
FA SUFFIX  
CASE 873A  
The MC100LVEP210, as with most other ECL devices, can be  
operated from a positive V supply in PECL mode. This allows the  
LVEP210 to be used for high performance clock distribution in +3.3 V  
or +2.5 V systems. Single−ended CLK input operation is limited to a  
CC  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
WL  
YY  
WW  
G
V
≥ 3.0 V in PECL mode, or V ≤ −3.0 V in ECL mode.  
CC  
EE  
Designers can take advantage of the LVEP210’s performance to  
distribute low skew clocks across the backplane or the board. In a  
PECL environment, series or Thevenin line terminations are typically  
used as they require no additional power supplies. For more  
information on using PECL, designers should refer to Application  
Note AN1406/D.  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
Features  
• 85 ps Typical Device−to−Device Skew  
• 20 ps Typical Output−to−Output Skew  
• V Output  
BB  
• Jitter Less than 1 ps RMS  
• 350 ps Typical Propagation Delay  
• Maximum Frequency u 3 GHz Typical  
• The 100 Series Contains Temperature Compensation  
• PECL and HSTL Mode Operating Range: V = 2.375 V to 3.8 V  
CC  
with V = 0 V  
EE  
• NECL Mode Operating Range: V = 0 V  
CC  
with V = −2.375 V to −3.8 V  
EE  
• Open Input Default State  
• LVDS Input Compatible  
• Fully Compatible with MC100EP210  
• Pb−Free Packages are Available*  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
June, 2006 − Rev. 12  
MC100LVEP210/D  
1234567...9

中文翻译

下载PDF

MC100LVEP210FARG 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVEP210FAG ONSEMI

完全替代

 2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
MC100LVEP210FA ONSEMI

完全替代

 Low-Voltage 1:5 Dual Diff.LVECL/LVPECL/LVEPECL/HSTL Clock Driver
MC100LVEP210FAR2 ONSEMI

类似代替

 Low-Voltage 1:5 Dual Diff.LVECL/LVPECL/LVEPECL/HSTL Clock Driver

与MC100LVEP210FARG相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEP210MNG ONSEMI

获取价格

 		2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
MC100LVEP210MNR2G ONSEMI

获取价格

 		2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
MC100LVEP34 ONSEMI

获取价格

 		2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
MC100LVEP34_06 ONSEMI

获取价格

 		2.5V / 3.3V ECL ±2, ±4, ±8 Clock Generation C
MC100LVEP34D ONSEMI

获取价格

 		2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
MC100LVEP34DG ONSEMI

获取价格

 		2.5V / 3.3V ECL ±2, ±4, ±8 Clock Generation C
MC100LVEP34DR2 ONSEMI

获取价格

 		2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
MC100LVEP34DR2G ONSEMI

获取价格

 		2.5V / 3.3V ECL ±2, ±4, ±8 Clock Generation C
MC100LVEP34DT ONSEMI

获取价格

 		2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
MC100LVEP34DTG ONSEMI

获取价格

 		2.5V / 3.3V ECL ±2, ±4, ±8 Clock Generation C

与MC100LVEP210FARG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证