Datasheet > MC100LVEL39DWR2G

MC100LVEL39DWR2G

更新时间： 2024-02-13 04:37:36

品牌	Logo	应用领域
安森美 - ONSEMI		时钟发生器逻辑集成电路光电二极管驱动
页数	文件大小	规格书
6页	121K
描述
3.3V ECL ±2/4, ±4/6 Clock Generation Chip

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

MC100LVEL39DWR2G 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP,	针数：	20
Reach Compliance Code：	unknown	风险等级：	5.72
Is Samacsys：	N	其他特性：	NECL MODE: VCC = 0V WITH VEE = -3V TO -3.8V
系列：	100LVEL	输入调节：	DIFFERENTIAL
JESD-30 代码：	R-PDSO-G20	JESD-609代码：	e3
长度：	12.8 mm	逻辑集成电路类型：	LOW SKEW CLOCK DRIVER
功能数量：	1	反相输出次数：
端子数量：	20	实输出次数：	4
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	260	传播延迟（tpd）：	1.2 ns
认证状态：	COMMERCIAL	Same Edge Skew-Max（tskwd）：	0.05 ns
座面最大高度：	2.65 mm	最大供电电压 (Vsup)：	3.8 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	ECL
温度等级：	INDUSTRIAL	端子面层：	MATTE TIN
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	40
宽度：	7.5 mm	最小 fmax：	1000 MHz
Base Number Matches：	1

MC100LVEL39DWR2G 数据手册

MC100LVEL39

3.3VꢀECL ÷2/4, ÷4/6 Clock

Generation Chip

Description

The MC100LVEL39 is a low skew ÷2/4, ÷4/6 clock generation chip

designed explicitly for low skew clock generation applications. The

internal dividers are synchronous to each other, therefore, the common

output edges are all precisely aligned. The device can be driven by

either a differential or single-ended input signal. In addition, by using

http://onsemi.com

the V output, a sinusoidal source can be AC coupled into the device.

The common enable (EN) is synchronous so that the internal dividers

will only be enabled/disabled when the internal clock is already in the

LOW state. This avoids any chance of generating a runt clock pulse on

the internal clock when the device is enabled/disabled as can happen with

an asynchronous control. An internal runt pulse could lead to losing

synchronization between the internal divider stages. The internal enable

flip−flop is clocked on the falling edge of the input clock, therefore, all

associated specification limits are referenced to the negative edge of the

clock input.

SO−20 WB

DW SUFFIX

CASE 751D

MARKING DIAGRAM*

Upon startup, the internal flip-flops will attain a random state;

therefore, for systems which utilize multiple LVEL39s, the Master Reset

(MR) input must be asserted to ensure synchronization. For systems

which only use one LVEL39, the MR pin need not be exercised as the

internal divider design ensures synchronization between the ÷2/4 and the

÷4/6 outputs of a single device.

100LVEL39

AWLYYWWG

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

The V pin, an internally generated voltage supply, is available to this

device only. For single-ended input conditions, the unused differential

input is connected to V as a switching reference voltage. V may also

rebias AC coupled inputs. When used, decouple V and V via a

0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When

*For additional marking information, refer to

Application Note AND8002/D.

not used, V should be left open.

Features

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 5 of this data sheet.

• 50 ps Maximum Output-to-Output Skew

• Synchronous Enable/Disable

• Master Reset for Synchronization

• ESD Protection: Human Body Model; >2 kV

• The 100 Series Contains Temperature Compensation

• PECL Mode Operating Range:

• Moisture Sensitivity Level 1

For Additional Information, see Application Note

AND8003/D

• Flammability Rating: UL 94 V−0 @ 0.125 in,

Oxygen Index: 28 to 34

• Transistor Count = 419 devices

• Pb−Free Packages are Available*

= 3.0 V to 3.8 V with V = 0 V

• NECL Mode Operating Range:

= 0 V with V = −3.0 V to −3.8 V

• Internal Input Pulldown Resistors

• Meets or Exceeds JEDEC Spec EIA/JESD78 IC

Latchup Test

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

November, 2006 − Rev. 9

MC100LVEL39/D

12 3 4 5 6

中文翻译

下载PDF

MC100LVEL39DWR2G 替代型号

型号	品牌	替代类型	描述	数据表
MC100LVEL39DWG	ONSEMI	完全替代	3.3V ECL ±2/4, ±4/6 Clock Generation Chip
MC100EL39DW	ONSEMI	完全替代	5V ECL ±2/4, ±4/6 Clock Generation Chip
MC100EL39DWR2G	ONSEMI	类似代替	5V ECL ±2/4, ±4/6 Clock Generation Chip

与MC100LVEL39DWR2G相关器件

型号	品牌	获取价格	描述	数据表
MC100LVEL40	ONSEMI	获取价格	Phase-Frequency Detector
MC100LVEL40_06	ONSEMI	获取价格	3.3/5V ECL Differential Phase−Frequency Detector
MC100LVEL40DW	MOTOROLA	获取价格	Phase-Frequency Detector
MC100LVEL40DW	ROCHESTER	获取价格	PHASE DETECTOR, PDSO20, SO-20
MC100LVEL40DW	ONSEMI	获取价格	3.3/5VECL Differential PhaseâFrequency Det
MC100LVEL40DWG	ONSEMI	获取价格	暂无描述
MC100LVEL40DWG	ROCHESTER	获取价格	PHASE DETECTOR, PDSO20, SO-20
MC100LVEL40DWR2	ONSEMI	获取价格	PHASE DETECTOR, PDSO20, SO-20
MC100LVEL40DWR2	ROCHESTER	获取价格	PHASE DETECTOR, PDSO20, SO-20
MC100LVEL40DWR2	MOTOROLA	获取价格	PHASE DETECTOR, PDSO20, PLASTIC, SOIC-20

与MC100LVEL39DWR2G相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

2
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

2
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

2
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

2

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100LVEL39DWR2G

MC100LVEL39DWR2G 技术参数

MC100LVEL39DWR2G 数据手册

MC100LVEL39DWR2G 替代型号

与MC100LVEL39DWR2G相关器件

与MC100LVEL39DWR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100LVEL39DWR2G

MC100LVEL39DWR2G 技术参数

MC100LVEL39DWR2G 数据手册

MC100LVEL39DWR2G 替代型号

与MC100LVEL39DWR2G相关器件

与MC100LVEL39DWR2G相关文章

您还可以找

您在本页遇到什么问题？