5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> MC100EP809FAG
MC100EP809FAG PDF预览

MC100EP809FAG

更新时间： 2024-11-18 03:34:35
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器逻辑集成电路PC
页数 文件大小 规格书
9页 138K
描述
3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable

阅读下载

中文翻译

获取价格

MC100EP809FAG 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：QFP
包装说明：LQFP, QFP32,.35SQ,32针数：32
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.67Samacsys Confidence：3
Samacsys Status：ReleasedSamacsys PartID：225080
Samacsys Pin Count：32Samacsys Part Category：Integrated Circuit
Samacsys Package Category：Quad Flat PackagesSamacsys Footprint Name：LQFP-32 7x7 CASE 561AB
Samacsys Released Date：2015-08-07 08:23:10Is Samacsys：N
系列：100E输入调节：DIFFERENTIAL MUX
JESD-30 代码：S-PQFP-G32JESD-609代码：e3
长度：7 mm逻辑集成电路类型：LOW SKEW CLOCK DRIVER
湿度敏感等级：2功能数量：1
反相输出次数：端子数量：32
实输出次数：9最高工作温度：85 °C
最低工作温度：输出特性：OPEN-EMITTER
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装等效代码：QFP32,.35SQ,32封装形状：SQUARE
封装形式：FLATPACK, LOW PROFILE峰值回流温度（摄氏度）：260
电源：1.8,3.3 V传播延迟（tpd）：1 ns
认证状态：Not QualifiedSame Edge Skew-Max（tskwd）：0.05 ns
座面最大高度：1.6 mm子类别：Clock Drivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：ECL温度等级：COMMERCIAL EXTENDED
端子面层：Tin (Sn)端子形式：GULL WING
端子节距：0.8 mm端子位置：QUAD
处于峰值回流温度下的最长时间：40宽度：7 mm
最小 fmax：500 MHzBase Number Matches：1

MC100EP809FAG 数据手册

 浏览型号MC100EP809FAG的Datasheet PDF文件第2页浏览型号MC100EP809FAG的Datasheet PDF文件第3页浏览型号MC100EP809FAG的Datasheet PDF文件第4页浏览型号MC100EP809FAG的Datasheet PDF文件第5页浏览型号MC100EP809FAG的Datasheet PDF文件第6页浏览型号MC100EP809FAG的Datasheet PDF文件第7页 
MC100EP809  
3.3Vꢀ1:9 Differential  
HSTL/PECL to HSTL Clock  
Driver with LVTTL Clock  
Select and Enable  
http://onsemi.com  
MARKING  
Description  
The MC100EP809 is a low skew 1−to−9 differential clock driver,  
designed with clock distribution in mind, accepting two clock sources into  
an input multiplexer. The part is designed for use in low voltage  
applications which require a large number of outputs to drive precisely  
aligned low skew signals to their destination. The two clock inputs are  
differential HSTL or PECL and they are selected by the CLK_SEL pin  
which is LVTTL. To avoid generation of a runt clock pulse when the  
device is enabled/disabled, the Output Enable (OE), which is LVTTL, is  
synchronous ensuring the outputs will only be enabled/disabled when they  
are already in LOW state (Figure 8).  
DIAGRAM*  
MC100  
EP809  
AWLYYWWG  
32−LEAD LQFP  
FA SUFFIX  
32  
CASE 873A  
1
The MC100EP809 guarantees low output−to−output skew. The optimal  
design, layout, and processing minimize skew within a device and from lot  
to lot. The MC100EP809 output structure uses open emitter architecture  
and will be terminated with 50 ꢀ to ground instead of a standard HSTL  
configuration (Figure 6). To ensure the tight skew specification is realized,  
both sides of the differential output need to be terminated identically into  
50 ꢀ even if only one output is being used. If an output pair is unused,  
both outputs may be left open (unterminated) without affecting skew.  
Designers can take advantage of the EP809’s performance to  
distribute low skew clocks across the backplane of the board. HSTL  
clock inputs may be driven single−end by biasing the non−driven pin  
in an input pair (Figure 7).  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
WL  
YY  
WW  
G
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 8 of this data sheet.  
Features  
• 100 ps Typical Device−to−Device Skew  
• 15 ps Typical within Device Skew  
• HSTL Compatible Outputs Drive 50 ꢀ to GND with no  
Offset Voltage  
• Maximum Frequency > 750 MHz  
• 850 ps Typical Propagation Delay  
• Fully Compatible with Micrel SY89809L  
• PECL and HSTL Mode Operating Range: V  
= 3 V to 3.6 V  
CCI  
with GND = 0 V, V  
= 1.6 V to 2.0 V  
CCO  
• Open Input Default State  
• Pb−Free Packages are Available  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 − Rev. 7  
MC100EP809/D  
1234567...9

中文翻译

下载PDF

MC100EP809FAG 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP210SFAG ONSEMI

类似代替

 2.5V 1:5 Dual Differential LVDS Compatible Clock Driver
MC100LVEP111FARG ONSEMI

类似代替

 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver
MC100LVEP111FAG ONSEMI

类似代替

 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver

与MC100EP809FAG相关器件

型号 品牌 获取价格 描述 数据表
MC100EP809FAR2 ONSEMI

获取价格

 		3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable
MC100EP809FAR2G ONSEMI

获取价格

 		3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable
MC100EP809MNG ONSEMI

获取价格

 		Differentia HSTL/PECL/LVDS to HSTL Clock Driver
MC100EP809MNR4G ONSEMI

获取价格

 		Differentia HSTL/PECL/LVDS to HSTL Clock Driver
MC100EP89D ONSEMI

获取价格

 		Evaluation Board Manual for High Frequency SOIC 8
MC100EP90 ONSEMI

获取价格

 		-3.3V / -5V Triple ECL Input to LVPECL/PECL Output Translator
MC100EP90D MOTOROLA

获取价格

 		ECL to PECL Translator, 3 Func, Complementary Output, ECL, PDSO20, PLASTIC, SOIC-20
MC100EP90DT ONSEMI

获取价格

 		−3.3V / −5V Triple ECL Input to LVPECL/PECL Output Translator
MC100EP90DTG ONSEMI

获取价格

 		−3.3V / −5V Triple ECL Input to LVPECL/PECL Output Translator
MC100EP90DTR2 ONSEMI

获取价格

 		−3.3V / −5V Triple ECL Input to LVPECL/PECL Output Translator

与MC100EP809FAG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证