5秒后页面跳转
M74HCT75B1R PDF预览

M74HCT75B1R

更新时间: 2024-09-16 23:01:27
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 283K
描述
4 BIT D TYPE LATCH

M74HCT75B1R 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:DIP
包装说明:PLASTIC, DIP-16针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.34Is Samacsys:N
系列:HCTJESD-30 代码:R-PDIP-T16
JESD-609代码:e3负载电容(CL):50 pF
逻辑集成电路类型:D LATCH最大I(ol):0.004 A
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
Prop。Delay @ Nom-Sup:42 ns传播延迟(tpd):50 ns
认证状态:Not Qualified座面最大高度:5.1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Matte Tin (Sn)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:HIGH LEVEL宽度:7.62 mm
Base Number Matches:1

M74HCT75B1R 数据手册

 浏览型号M74HCT75B1R的Datasheet PDF文件第2页浏览型号M74HCT75B1R的Datasheet PDF文件第3页浏览型号M74HCT75B1R的Datasheet PDF文件第4页浏览型号M74HCT75B1R的Datasheet PDF文件第5页浏览型号M74HCT75B1R的Datasheet PDF文件第6页浏览型号M74HCT75B1R的Datasheet PDF文件第7页 
M74HCT75  
4 BIT D TYPE LATCH  
HIGH SPEED :  
= 21ns (TYP.) at V = 4.5V  
t
PD  
CC  
LOW POWER DISSIPATION:  
=2µA(MAX.) at T =25°C  
I
CC  
A
COMPATIBLE WITH TTL OUTPUTS :  
= 2V (MIN.) V = 0.8V (MAX)  
V
IH  
IL  
DIP  
SOP  
TSSOP  
T & R  
BALANCED PROPAGATION DELAYS:  
t
t
PLH  
PHL  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
ORDER CODES  
PACKAGE  
OH  
OL  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 75  
TUBE  
DIP  
SOP  
M74HCT75B1R  
M74HCT75M1R  
M74HCT75RM13TR  
M74HCT75TTR  
DESCRIPTION  
The M74HCT75 is an high speed CMOS 4 BIT D  
TYPE LATCH fabricated with silicon gate C MOS  
TSSOP  
2
technology.  
enable input is taken low, the information data  
applied to the data input is retained at the outputs.  
The M74HCT75 is designed to directly interface  
HSC MOS systems with TTL and NMOS  
components.  
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
It contains two groups of 2 bit latches controlled by  
an enable input (G12 or G34). These two latch  
groups can be used in different circuits. Each latch  
has Q and Q outputs (1Q - 4Q and 1Q - 4Q). The  
data applied to the data input is transferred to the  
Q and Q outputs when the enable input is taken  
high and the outputs will follow the data input as  
long as the enable input is kept high. When the  
2
PIN CONNECTION AND IEC LOGIC SYMBOLS  
September 2001  
1/9  

M74HCT75B1R 替代型号

型号 品牌 替代类型 描述 数据表
CD74HCT75E TI

功能相似

Dual 2-Bit Bistable Transparent Latch

与M74HCT75B1R相关器件

型号 品牌 获取价格 描述 数据表
M74HCT75C1R STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75M1R STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75RM13TR STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75TTR STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT86 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
M74HCT86-2 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
M74HCT86B1R STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
M74HCT86C1R STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
M74HCT86M1R STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
M74HCT86RM13TR STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE