5秒后页面跳转
M74HC77C1 PDF预览

M74HC77C1

更新时间: 2024-09-19 13:10:11
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路
页数 文件大小 规格书
10页 255K
描述
HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PQCC20, PLASTIC, LCC-20

M74HC77C1 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:QCCJ, LDCC20,.4SQ
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N系列:HC/UH
JESD-30 代码:S-PQCC-J20JESD-609代码:e0
长度:8.9662 mm负载电容(CL):50 pF
逻辑集成电路类型:D LATCH最大I(ol):0.004 A
位数:2功能数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC20,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 VProp。Delay @ Nom-Sup:36 ns
传播延迟(tpd):36 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:HIGH LEVEL
宽度:8.9662 mmBase Number Matches:1

M74HC77C1 数据手册

 浏览型号M74HC77C1的Datasheet PDF文件第2页浏览型号M74HC77C1的Datasheet PDF文件第3页浏览型号M74HC77C1的Datasheet PDF文件第4页浏览型号M74HC77C1的Datasheet PDF文件第5页浏览型号M74HC77C1的Datasheet PDF文件第6页浏览型号M74HC77C1的Datasheet PDF文件第7页 
M74HC77  
4 BIT D TYPE LATCH  
HIGH SPEED :  
= 11 ns (TYP.) at V = 6V  
t
PD  
CC  
LOW POWER DISSIPATION:  
=2µA(MAX.) at T =25°C  
I
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28 % V (MIN.)  
V
NIH  
NIL  
CC  
DIP  
SOP  
TSSOP  
T & R  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PACKAGE  
PLH  
PHL  
WIDE OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 6V  
TUBE  
V
CC  
DIP  
SOP  
M74HC77B1R  
M74HC77M1R  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 77  
M74HC77RM13TR  
M74HC77TTR  
TSSOP  
DESCRIPTION  
The M74HC77 is an high speed CMOS 4 BIT D  
TYPE LATCH fabricated with silicon gate C MOS  
technology.  
It contains two groups of 2 bit latches controlled by  
an enable input (G12 or G34). These two latch  
groups can be used in different circuits. The data  
applied to the data inputs (1D, 2D, or 3D, 4D) are  
transferred to the Q outputs (1Q, 2Q, or 3Q, 4Q)  
respectively when the enable input (G12 or G34)  
is taken high. The Q outputs will follow the data  
inputs as long as the enable input is kept high.  
When the enable input is taken low, the  
information data applied to the data input is  
retained at the Q outputs.  
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
2
PIN CONNECTION AND IEC LOGIC SYMBOLS  
August 2001  
1/10  

与M74HC77C1相关器件

型号 品牌 获取价格 描述 数据表
M74HC77C1R STMICROELECTRONICS

获取价格

4-BIT D-TYPE LATCH
M74HC77F1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP14, FRIT SEALED, CERAMIC
M74HC77M1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO14, MICRO, GULLWIING, PL
M74HC77M1R STMICROELECTRONICS

获取价格

4-BIT D-TYPE LATCH
M74HC77RM13TR STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HC77TTR STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HC85 STMICROELECTRONICS

获取价格

4-BIT MAGNITUDE COMPARATOR
M74HC85-1 STMICROELECTRONICS

获取价格

4-BIT MAGNITUDE COMPARATOR
M74HC85B1N STMICROELECTRONICS

获取价格

HC/UH SERIES, 4-BIT MAGNITUDE COMPARATOR, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16
M74HC85B1R STMICROELECTRONICS

获取价格

4-BIT MAGNITUDE COMPARATOR