5秒后页面跳转
LMK04806BISQ/NOPB PDF预览

LMK04806BISQ/NOPB

更新时间: 2024-02-02 18:32:48
品牌 Logo 应用领域
德州仪器 - TI 时钟外围集成电路晶体
页数 文件大小 规格书
140页 2185K
描述
具有双级联 PLL 和集成式 2.5GHz VCO 的低噪声时钟抖动消除器 | NKD | 64 | -40 to 85

LMK04806BISQ/NOPB 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:WQFN-64
Reach Compliance Code:compliantFactory Lead Time:1 week
风险等级:0.78JESD-30 代码:S-PQCC-N64
JESD-609代码:e3长度:9 mm
湿度敏感等级:3端子数量:64
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:2600 MHz封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
主时钟/晶体标称频率:20.5 MHz座面最大高度:0.8 mm
最大压摆率:590 mA最大供电电压:3.45 V
最小供电电压:3.15 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:9 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

LMK04806BISQ/NOPB 数据手册

 浏览型号LMK04806BISQ/NOPB的Datasheet PDF文件第1页浏览型号LMK04806BISQ/NOPB的Datasheet PDF文件第2页浏览型号LMK04806BISQ/NOPB的Datasheet PDF文件第4页浏览型号LMK04806BISQ/NOPB的Datasheet PDF文件第5页浏览型号LMK04806BISQ/NOPB的Datasheet PDF文件第6页浏览型号LMK04806BISQ/NOPB的Datasheet PDF文件第7页 
LMK04803, LMK04805, LMK04806, LMK04808  
www.ti.com  
SNAS489K MARCH 2011REVISED DECEMBER 2014  
Revision History (continued)  
PLL, External VCO (Fin), 0-Delay" for 15 (0x0F) ................................................................................................................. 70  
Added "Inversion for Status 0 and 1 pins is only valid for CLKin_SELECT_MODE = 0x06" in CLKin_Sel_INV................. 78  
In FORCE_HOLDOVER, added "(EN_TRACK = 0 or 1, EN_MAN_DAC =1)". Added "(EN_TRACK = 1,  
EN_MAN_DAC = 0, EN_VTUNE_RAIL_DET = 0)".............................................................................................................. 82  
Changed to R[23:14] in DAC_CNT....................................................................................................................................... 83  
In Table 90, added (0x0000), (0x0001), (0x0002), (0x0003). Changed "Divide" to "Value" in the header row. .................. 87  
Added (0x00) through (0x04) in Table 91............................................................................................................................. 88  
Added PLL2 Frequency Doubler .......................................................................................................................................... 88  
Changed from "Divide" to "Value" in Table 95 ..................................................................................................................... 89  
Added PLL2 Frequency Doubler reference in Table 103..................................................................................................... 92  
Added note "Unless in 0-delay..." in PLL2_N_CAL, PLL2 N Calibration Divider ................................................................ 93  
Changed "Mode_MUX1" to "VCO_MUX" in PLL2_P, PLL2 N Prescaler Divider................................................................. 94  
Changed "register" to "Defintion" in table header row for Table 110 ................................................................................... 95  
Updated Minimum Digital Lock Detect Time Calculation Example ................................................................................... 107  
Added "Performance of other LMK0480x devices will be similar" in Optional Crystal Oscillator Implementation  
(OSCin/OSCin*).................................................................................................................................................................. 110  
Changed to "(fs rms)" in Table 125 ................................................................................................................................... 111  
Added text in red for Figure 40 .......................................................................................................................................... 123  
In Vcc2, Vcc3, Vcc10, Vcc11, Vcc12, Vcc13 (CLKout Vccs), added bullet point starting with "It is recommended..."  
Changed 10 MHz to 30 MHz........................................................................................................................................ 125  
Added paragraph "It is recommended..." in Vcc5 (CLKin and OSCout1), Vcc7 (OSCin and OSCout0) ........................... 126  
Added Mode = 15. Removed Mode = 5 in Table 127 ........................................................................................................ 127  
Deleted "of about 2 square inches" in Layout Guidelines .................................................................................................. 129  
Changes from Revision I (March 2013) to Revision J  
Page  
Changed layout of National Data Sheet to TI format ............................................................................................................. 1  
Copyright © 2011–2014, Texas Instruments Incorporated  
Submit Documentation Feedback  
3
Product Folder Links: LMK04803 LMK04805 LMK04806 LMK04808  

与LMK04806BISQ/NOPB相关器件

型号 品牌 描述 获取价格 数据表
LMK04806BISQE/NOPB TI 具有双级联 PLL 和集成式 2.5GHz VCO 的低噪声时钟抖动消除器 | NKD |

获取价格

LMK04806BISQX/NOPB TI 具有双级联 PLL 和集成式 2.5GHz VCO 的低噪声时钟抖动消除器 | NKD |

获取价格

LMK04808 TI 具有双环路 PLL 和集成式 2.9GHz VCO 的低噪声时钟抖动消除器

获取价格

LMK04808B TI Low-Noise Clock Jitter Cleaner with Dual Loop PLLs

获取价格

LMK04808BISQ TI Low-Noise Clock Jitter Cleaner with Dual Loop PLLs

获取价格

LMK04808BISQ/NOPB TI 具有双环路 PLL 和集成式 2.9GHz VCO 的低噪声时钟抖动消除器 | NKD |

获取价格