LMK04803, LMK04805, LMK04806, LMK04808
www.ti.com
SNAS489K –MARCH 2011–REVISED DECEMBER 2014
Revision History (continued)
PLL, External VCO (Fin), 0-Delay" for 15 (0x0F) ................................................................................................................. 70
•
•
Added "Inversion for Status 0 and 1 pins is only valid for CLKin_SELECT_MODE = 0x06" in CLKin_Sel_INV................. 78
In FORCE_HOLDOVER, added "(EN_TRACK = 0 or 1, EN_MAN_DAC =1)". Added "(EN_TRACK = 1,
EN_MAN_DAC = 0, EN_VTUNE_RAIL_DET = 0)".............................................................................................................. 82
•
•
•
•
•
•
•
•
•
•
•
Changed to R[23:14] in DAC_CNT....................................................................................................................................... 83
In Table 90, added (0x0000), (0x0001), (0x0002), (0x0003). Changed "Divide" to "Value" in the header row. .................. 87
Added (0x00) through (0x04) in Table 91............................................................................................................................. 88
Added PLL2 Frequency Doubler .......................................................................................................................................... 88
Changed from "Divide" to "Value" in Table 95 ..................................................................................................................... 89
Added PLL2 Frequency Doubler reference in Table 103..................................................................................................... 92
Added note "Unless in 0-delay..." in PLL2_N_CAL, PLL2 N Calibration Divider ................................................................ 93
Changed "Mode_MUX1" to "VCO_MUX" in PLL2_P, PLL2 N Prescaler Divider................................................................. 94
Changed "register" to "Defintion" in table header row for Table 110 ................................................................................... 95
Updated Minimum Digital Lock Detect Time Calculation Example ................................................................................... 107
Added "Performance of other LMK0480x devices will be similar" in Optional Crystal Oscillator Implementation
(OSCin/OSCin*).................................................................................................................................................................. 110
•
•
•
Changed to "(fs rms)" in Table 125 ................................................................................................................................... 111
Added text in red for Figure 40 .......................................................................................................................................... 123
In Vcc2, Vcc3, Vcc10, Vcc11, Vcc12, Vcc13 (CLKout Vccs), added bullet point starting with "It is recommended..."
Changed ≤ 10 MHz to ≤ 30 MHz........................................................................................................................................ 125
•
•
•
Added paragraph "It is recommended..." in Vcc5 (CLKin and OSCout1), Vcc7 (OSCin and OSCout0) ........................... 126
Added Mode = 15. Removed Mode = 5 in Table 127 ........................................................................................................ 127
Deleted "of about 2 square inches" in Layout Guidelines .................................................................................................. 129
Changes from Revision I (March 2013) to Revision J
Page
•
Changed layout of National Data Sheet to TI format ............................................................................................................. 1
Copyright © 2011–2014, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMK04803 LMK04805 LMK04806 LMK04808