LMK04808

更新时间： 2024-11-19 11:07:51

品牌	Logo	应用领域
德州仪器 - TI		时钟控制器微控制器微控制器和处理器时钟发生器
页数	文件大小	规格书
91页	985K
描述
具有双环路 PLL 和集成式 2.9GHz VCO 的低噪声时钟抖动消除器

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LMK04808 数据手册

March 29, 2012

LMK04800 Family

Low-Noise Clock Jitter Cleaner with Dual Loop PLLs

1.0 General Description

2.0 Features

The LMK04800 family is the industry's highest performance

clock conditioner with superior clock jitter cleaning, genera-

tion, and distribution with advanced features to meet next

generation system requirements. The dual loop PLLat-

inum™ architecture enables 111 fs rms jitter (12 kHz to 20

MHz) using a low noise VCXO module or sub-200 fs rms jitter

(12 kHz to 20 MHz) using a low cost external crystal and var-

actor diode.

Ultra-Low RMS Jitter Performance

■

111 fs RMS jitter (12 kHz to 20 MHz)

123 fs RMS jitter (100 Hz to 20 MHz)

—

Dual Loop PLLatinum PLL Architecture

■

PLL1

—

Integrated Low-Noise Crystal Oscillator Circuit

■

Holdover mode when input clocks are lost

Automatic or manual triggering/recovery

The dual loop architecture consists of two high-performance

phase-locked loops (PLL), a low-noise crystal oscillator cir-

cuit, and a high-performance voltage controlled oscillator

(VCO). The first PLL (PLL1) provides a low-noise jitter cleaner

function while the second PLL (PLL2) performs the clock gen-

eration. PLL1 can be configured to either work with an exter-

nal VCXO module or the integrated crystal oscillator with an

external tunable crystal and varactor diode. When used with

a very narrow loop bandwidth, PLL1 uses the superior close-

in phase noise (offsets below 50 kHz) of the VCXO module

or the tunable crystal to clean the input clock. The output of

PLL1 is used as the clean input reference to PLL2 where it

locks the integrated VCO. The loop bandwidth of PLL2 can

be optimized to clean the far-out phase noise (offsets above

50 kHz) where the integrated VCO outperforms the VCXO

module or tunable crystal used in PLL1.

—

PLL2

—

Normalized [1 Hz] PLL noise floor of -227 dBc/Hz

■

Phase detector rate up to 155 MHz

OSCin frequency-doubler

Integrated Low-Noise VCO

2 redundant input clocks with LOS

■

Automatic and manual switch-over modes

—

50% duty cycle output divides, 1 to 1045 (even and odd)

LVPECL, LVDS, or LVCMOS programmable outputs

Precision digital delay, fixed or dynamically adjustable

25 ps step analog delay control.

■

14 differential outputs. Up to 26 single ended.

Up to 6 VCXO/Crystal buffered outputs

—

Device

VCO Frequency

1840 to 2030 MHz

2148 to 2370 MHz

2370 to 2600 MHz

2750 to 3072 MHz

Clock rates of up to 1536 MHz

■

0-delay mode

LMK04803B

LMK04805B

LMK04806B

LMK04808B

Three default clock outputs at power up

Multi-mode: Dual PLL, single PLL, and clock distribution

Industrial Temperature Range: -40 to 85 °C

3.15 V to 3.45 V operation

Package: 64-pin LLP (9.0 x 9.0 x 0.8 mm)

3.0 Target Applications

Data Converter Clocking / Wireless Infrastructure

■

Networking, SONET/SDH, DSLAM

Medical / Video / Military / Aerospace

Test and Measurement

30102340

PLLatinum™ is a trademark of National Semiconductor Corporation.

TRI-STATE^®is a registered trademark of National Semiconductor Corporation.

301023 SNAS489I

www.ti.com

12 3 4 5 6 7...91

中文翻译

下载PDF

与LMK04808相关器件

型号	品牌	获取价格	描述	数据表
LMK04808B	TI	获取价格	Low-Noise Clock Jitter Cleaner with Dual Loop PLLs
LMK04808BISQ	TI	获取价格	Low-Noise Clock Jitter Cleaner with Dual Loop PLLs
LMK04808BISQ/NOPB	TI	获取价格	具有双环路 PLL 和集成式 2.9GHz VCO 的低噪声时钟抖动消除器 \| NKD \|
LMK04808BISQE/NOPB	TI	获取价格	Low-Noise Clock Jitter Cleaner with Dual Loop PLLs and Integrated 2.9 GHz VCO 64-WQFN -40
LMK04808BISQX/NOPB	TI	获取价格	具有双环路 PLL 和集成式 2.9GHz VCO 的低噪声时钟抖动消除器 \| NKD \|
LMK04816	TI	获取价格	LMK04816 Three Input Low-Noise Clock Jitter Cleaner with Dual Loop PLLs
LMK04816BISQ	TI	获取价格	LMK04816 Three Input Low-Noise Clock Jitter Cleaner with Dual Loop PLLs
LMK04816BISQ/NOPB	TI	获取价格	具有双环 PLL 的三输入低噪声时钟抖动消除器 \| NKD \| 64 \| -40 to 8
LMK04816BISQE	TI	获取价格	LMK04816 Three Input Low-Noise Clock Jitter Cleaner with Dual Loop PLLs
LMK04816BISQE/NOPB	TI	获取价格	具有双环 PLL 的三输入低噪声时钟抖动消除器 \| NKD \| 64

与LMK04808相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

LMK04808

LMK04808 数据手册

与LMK04808相关器件

与LMK04808相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LMK04808

LMK04808 数据手册

与LMK04808相关器件

与LMK04808相关文章

您还可以找

您在本页遇到什么问题？