5秒后页面跳转
LMK04826 PDF预览

LMK04826

更新时间: 2024-11-06 11:06:47
品牌 Logo 应用领域
德州仪器 - TI 时钟控制器微控制器微控制器和处理器时钟发生器
页数 文件大小 规格书
101页 2232K
描述
具有集成式 1840 至 1970MHz VCO0 且符合 JESD204B 标准的超低噪声时钟抖动消除器

LMK04826 数据手册

 浏览型号LMK04826的Datasheet PDF文件第2页浏览型号LMK04826的Datasheet PDF文件第3页浏览型号LMK04826的Datasheet PDF文件第4页浏览型号LMK04826的Datasheet PDF文件第5页浏览型号LMK04826的Datasheet PDF文件第6页浏览型号LMK04826的Datasheet PDF文件第7页 
LMK04826B, LMK04828B  
www.ti.com  
SNAS605 AP MARCH 2013REVISED JUNE 2013  
LMK0482xB  
Ultra Low-Noise JESD204B Compliant  
Clock Jitter Cleaner with Dual Loop PLLs  
Check for Samples: LMK04826B, LMK04828B  
1 INTRODUCTION  
1.1 Features  
12  
– Integrated Low-Noise Crystal Oscillator  
• JEDEC JESD204B Support  
Circuit  
• Ultra-Low RMS Jitter and Performance  
– 88 fs RMS jitter (12 kHz to 20 MHz)  
– 91 fs RMS jitter (100 Hz to 20 MHz)  
– –162.5 dBc/Hz noise floor at 245.76 MHz  
• Up to 14 Differential Device Clocks from PLL2  
– Up to 7 SYSREF Clocks  
– Holdover mode when input clocks are lost  
• PLL2  
– Normalized [1 Hz] PLL noise floor of  
–227 dBc/Hz  
– Phase detector rate up to 155 MHz  
– OSCin frequency-doubler  
– Maximum clock output frequency 3.1 GHz  
– LVPECL, LVDS, HSDS, LCPECL  
programmable outputs from PLL2  
– Two Integrated Low-Noise VCOs  
• 50% duty cycle output divides, 1 to 32 (even  
and odd)  
• Precision digital delay, dynamically adjustable  
• 25 ps step analog delay  
• Multi-mode: Dual PLL, single PLL, and clock  
distribution in 0 delay option  
• Industrial Temperature Range: –40 to 85°C  
• 3.15 V to 3.45 V operation  
• Up to 1 buffered VCXO/Crystal output from  
PLL1  
– LVPECL, LVDS, 2xLVCMOS programmable  
• Dual Loop PLLatinum™ PLL Architecture  
• PLL1  
– Up to 3 redundant input clocks  
Automatic and manual switch-over  
modes  
• Package: 64-pin QFN (9.0 x 9.0 x 0.8 mm)  
Device  
VCO0 Frequency  
VCO1 Frequency  
Hitless switching and LOS  
LMK04826  
1840 to 1970 MHz  
2440 to 2505 MHz  
2370 to  
2630 MHz  
LMK04828  
2920 to 3080 MHz  
Crystal or  
VCXO  
OSCout  
Multiple —clean“  
clocks at different  
frequencies  
LMX2581  
PLL+VCO  
Recovered  
—dirty“ clock or  
clean clock  
CLKin0  
DCLKout12  
Backup  
Reference  
Clock  
FPGA  
SDCLKout13  
LMK0482xB  
CLKin1  
DCLKout8 &  
DCLKout10  
SDCLKout9 &  
SDCLKout11  
DCLKout4,  
SDCLKout5  
DCLKout0 &  
DCLKout2  
DAC  
ADC  
SDCLKout1 &  
SDCLKout3  
Serializer/  
Deserializer  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
PLLatinum is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date. Products conform to  
specifications per the terms of the Texas Instruments standard warranty. Production  
processing does not necessarily include testing of all parameters.  
Copyright © 2013, Texas Instruments Incorporated  
 
 
 
 
 
 
 

与LMK04826相关器件

型号 品牌 获取价格 描述 数据表
LMK04826B TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04826BISQ/NOPB TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04826BISQE/NOPB TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04826BISQX/NOPB TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04828 TI

获取价格

具有集成式 2370 至 2630MHz VCO0 且符合 JESD204B 标准的超低噪
LMK04828B TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04828BISQ TI

获取价格

IC OTHER CLOCK GENERATOR, Clock Generator
LMK04828BISQ/NOPB TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04828BISQE/NOPB TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
LMK04828BISQX/NOPB TI

获取价格

LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs