5秒后页面跳转
IZ74LV74 PDF预览

IZ74LV74

更新时间: 2024-09-14 23:15:07
品牌 Logo 应用领域
INTEGRAL /
页数 文件大小 规格书
7页 164K
描述
Dual D-type flip-flop with set and reset; positive-edge trigger

IZ74LV74 数据手册

 浏览型号IZ74LV74的Datasheet PDF文件第2页浏览型号IZ74LV74的Datasheet PDF文件第3页浏览型号IZ74LV74的Datasheet PDF文件第4页浏览型号IZ74LV74的Datasheet PDF文件第5页浏览型号IZ74LV74的Datasheet PDF文件第6页浏览型号IZ74LV74的Datasheet PDF文件第7页 
TECHNICAL DATA  
IN74LV74  
Dual D-type flip-flop with set and reset;  
positive-edge trigger  
N SUFFIX  
PLASTIC  
The IN74LV74 is a low-voltage Si-gate CMOS device and is pin and  
function compatible with 74HC/HCT74.  
The IN74LV74 is a dual positive edge triggered, D-type flip-flop with  
individual data (D) inputs, clock (CP) inputs, set (SD) and (RD) inputs;  
also complementary Q and Q outputs.  
14  
1
D SUFFIX  
The set and reset are asynchronous active LOW inputs and operate  
independently of the clock input. Information on the data input is  
transferred to the Q output on the LOW-to-HIGH transition of the clock  
pulse. The D inputs must be stable one set-up time prior to the LOW-to-  
HIGH clock transition, for predictable operation. Schmitt-trigger action in  
the clock input makes the circuit highly tolerant to slower clock rise and  
fall times.  
SOIC  
14  
1
ORDERING INFORMATION  
IN74LV74N  
IN74LV74D  
IZ74LV74  
Plastic DIP  
SOIC  
chip  
·
Output voltage levels are compatible with input levels of CMOS,  
NMOS and TTL ICS  
TA = -40° to 125° C for all packages  
·
·
·
Supply voltage range: 1.2 to 3.6 V  
Low input current: 1.0 mÀ; 0.1 mÀ at Ò = 25 °Ñ  
High Noise Immunity Characteristic of CMOS Devices  
PIN ASSIGNMENT  
RESET 1  
DATA 1  
CLOCK 1  
SET 1  
Q1  
1
2
3
4
5
6
7
14  
V
CC  
13 RESET 2  
12 DATA2  
11 CLOCK 2  
10 SET 2  
LOGIC DIAGRAM  
9
8
Q1  
Q2  
Q2  
GND  
FUNCTION TABLE  
Inputs  
Clock  
Outputs  
Set  
L
Reset  
H
Data  
X
Q
Q
L
X
X
X
H
L
H
L
L
X
H
L
X
H*  
H
H*  
L
H
H
H
H
H
H
L
L
H
H
L
X
No Change  
No Change  
No Change  
PIN 20=VCC  
PIN 10 = GND  
H
H
H
H
X
H
X
*Both outputs will remain high as long as Set and  
Reset are low, but the output states are unpredictable  
if Set and Reset go high simultaneously.  
H= high level  
X = don’t care  
L = low level  
Z = high impedance  
INTEGRAL  
1

与IZ74LV74相关器件

型号 品牌 获取价格 描述 数据表
IZ74LVU04 INTEGRAL

获取价格

HEX INVERTER
IZ8005 INTEGRAL

获取价格

CLINICAL THERMOMETER
IZ8016 INTEGRAL

获取价格

3.5 DIGIT THERMOMETER
IZ8018 ETC

获取价格

MULTI MELODY GENERATOR
IZ8057 ETC

获取价格

MULTI MELODY GENERATOR WITH ACCOMPANEMENT
IZ8138A ETC

获取价格

5.1V +12V REGULATOR WITH DISABLE AND RESET
IZ9921 ETC

获取价格

IZD1520 INTEGRAL

获取价格

CMOS DOT MATRIX LCD DRIVER
IZD1520AA INTEGRAL

获取价格

CMOS DOT MATRIX LCD DRIVER
IZD1520OA INTEGRAL

获取价格

CMOS DOT MATRIX LCD DRIVER