5秒后页面跳转
捷配首页

Datasheet > IS61NVF51236B-6.5TQI
IS61NVF51236B-6.5TQI PDF预览

IS61NVF51236B-6.5TQI

更新时间： 2024-11-19 07:24:19
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器
页数 文件大小 规格书
39页 1878K
描述
512K X 36 ZBT SRAM, 6.5ns, PQFP100, LQFP-100

阅读下载

中文翻译

获取价格

IS61NVF51236B-6.5TQI 数据手册

 浏览型号IS61NVF51236B-6.5TQI的Datasheet PDF文件第2页浏览型号IS61NVF51236B-6.5TQI的Datasheet PDF文件第3页浏览型号IS61NVF51236B-6.5TQI的Datasheet PDF文件第4页浏览型号IS61NVF51236B-6.5TQI的Datasheet PDF文件第5页浏览型号IS61NVF51236B-6.5TQI的Datasheet PDF文件第6页浏览型号IS61NVF51236B-6.5TQI的Datasheet PDF文件第7页 
IS61NLF51236(32)B/IS61NVF51236(32)B/IS61NVVF51236(32)B  
IS61NLF102418B/IS61NVF102418B/IS61NVVF102418B  
512K x36 and 1024K x18 18Mb, FLOW THROUGH 'NO WAIT' STATE  
BUS SYNCHRONOUS SRAM  
JUNE 2015  
FEATURES  
DESCRIPTION  
•
•
•
•
•
•
100 percent bus utilization  
The 18Meg product family features high-speed,  
low-power synchronous static RAMs designed to  
provide a burstable, high-performance, 'no wait'  
state, device for networking and communications  
applications. They are organized as 512K words  
by 36 bits and 1024K words by 18 bits, fabricated  
with ISSI's advanced CMOS technology.  
Incorporating a 'no wait' state feature, wait cycles  
are eliminated when the bus switches from read  
to write, or write to read. This device integrates a  
2-bit burst counter, high-speed SRAM core, and  
high-drive capability outputs into a single  
monolithic circuit.  
All synchronous inputs pass through registers are  
controlled by a positive-edge-triggered single  
clock input. Operations may be suspended and all  
synchronous inputs ignored when Clock Enable,  
/CKE is HIGH. In this state the internal device will  
hold their previous values.  
No wait cycles between Read and Write  
Internal self-timed write cycle  
Individual Byte Write Control  
Single R/W (Read/Write) control pin  
Clock controlled, registered address, data and  
control  
Interleaved or linear burst sequence control  
using MODE input  
Three chip enables for simple depth  
expansion and address pipelining  
Power Down mode  
Common data inputs and data outputs  
/CKE pin to enable clock and suspend  
operation  
JEDEC 100-pin QFP, 165-ball BGA and 119-  
ball BGA packages  
•
•
•
•
•
•
•
Power supply:  
NLF: VDD 3.3V (± 5%), VDDQ 3.3V/2.5V (± 5%)  
NVF: VDD 2.5V (± 5%), VDDQ 2.5V (± 5%)  
NVVF: VDD 1.8V (± 5%), VDDQ 1.8V (± 5%)  
JTAG Boundary Scan for BGA packages  
Commercial, Industrial and Automotive  
temperature support  
All Read, Write and Deselect cycles are initiated  
by the ADV input. When the ADV is HIGH the  
internal burst counter is incremented. New  
external addresses can be loaded when ADV is  
LOW.  
•
•
•
•
Lead-free available  
For leaded option, please contact ISSI.  
Write cycles are internally self-timed and are  
initiated by the rising edge of the clock inputs and  
when /WE is LOW. Separate byte enables allow  
individual bytes to be written.  
FAST ACCESS TIME  
A burst mode pin (MODE) defines the order of the  
burst sequence. When tied HIGH, the interleaved  
burst sequence is selected. When tied LOW, the  
linear burst sequence is selected.  
Symbol  
tKQ  
Parameter  
-6.5  
-7.5  
Units  
Clock Access  
Time  
6.5  
7.5  
ns  
tKC  
Cycle time  
Frequency  
7.5  
8.5  
ns  
133  
117  
MHz  
Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no  
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on  
any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause  
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written  
assurance to its satisfaction, that:  
a.) the risk of injury or damage has been minimized;  
b.) the user assume all such risks; and  
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances  
Integrated Silicon Solution, Inc.- www.issi.com  
Rev. D  
1
05/27/2015  
1234567...39

中文翻译

下载PDF

与IS61NVF51236B-6.5TQI相关器件

型号 品牌 获取价格 描述 数据表
IS61NVF51236B-6.5TQL ISSI

获取价格

 		ZBT SRAM, 512KX36, 6.5ns, CMOS, PQFP100, LQFP-100
IS61NVF51236B-7.5B2 ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA119, BGA-119
IS61NVF51236B-7.5B2I ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA119, BGA-119
IS61NVF51236B-7.5B2L ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA119, BGA-119
IS61NVF51236B-7.5B2LI ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA119, BGA-119
IS61NVF51236B-7.5B3 ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, TFBGA-165
IS61NVF51236B-7.5B3I ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, TFBGA-165
IS61NVF51236B-7.5B3L ISSI

获取价格

 		ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, TFBGA-165
IS61NVF51236B-7.5TQLI ISSI

获取价格

 		IC SRAM 18M PARALLEL 100LQFP
IS61NVF51236B-7.5TQLI-TR ISSI

获取价格

 		IC SRAM 18M PARALLEL 100LQFP

与IS61NVF51236B-6.5TQI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证