5秒后页面跳转
IS61LPS51236A-200TQLI PDF预览

IS61LPS51236A-200TQLI

更新时间: 2024-11-21 04:58:35
品牌 Logo 应用领域
美国芯成 - ISSI 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
34页 220K
描述
256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM

IS61LPS51236A-200TQLI 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFP
包装说明:LQFP, QFP100,.63X.87针数:100
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41Factory Lead Time:10 weeks
风险等级:1.43Is Samacsys:N
最长访问时间:3.1 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):200 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e3
长度:20 mm内存密度:18874368 bit
内存集成电路类型:CACHE SRAM内存宽度:36
功能数量:1端子数量:100
字数:524288 words字数代码:512000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:512KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:2.5/3.3,3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.125 A
子类别:SRAMs最大压摆率:0.475 mA
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

IS61LPS51236A-200TQLI 数据手册

 浏览型号IS61LPS51236A-200TQLI的Datasheet PDF文件第2页浏览型号IS61LPS51236A-200TQLI的Datasheet PDF文件第3页浏览型号IS61LPS51236A-200TQLI的Datasheet PDF文件第4页浏览型号IS61LPS51236A-200TQLI的Datasheet PDF文件第5页浏览型号IS61LPS51236A-200TQLI的Datasheet PDF文件第6页浏览型号IS61LPS51236A-200TQLI的Datasheet PDF文件第7页 
IS61VPS25672A IS61LPS25672A  
IS61VPS51236A IS61LPS51236A  
IS61VPS102418A IS61LPS102418A  
®
ISSI  
256K x 72, 512K x 36, 1024K x 18  
18Mb SYNCHRONOUS PIPELINED,  
SINGLE CYCLE DESELECT STATIC RAM  
FEBRUARY 2005  
DESCRIPTION  
FEATURES  
The ISSIIS61LPS/VPS51236A,IS61LPS/VPS102418A,  
andIS61LPS/VPS25672Aarehigh-speed,low-powersyn-  
chronous staticRAMs designedtoprovideburstable, high-  
performance memory for communication and networking  
applications. The IS61LPS/VPS51236A is organized as  
524,288 words by 36 bits, the IS61LPS/VPS102418A is  
organizedas1,048,576wordsby18bits,andtheIS61LPS/  
VPS25672A is organized as 262,144 words by 72 bits.  
Fabricated with ISSI's advanced CMOS technology, the  
deviceintegratesa2-bitburstcounter,high-speedSRAM  
core,andhigh-drivecapabilityoutputsintoasinglemono-  
lithic circuit. All synchronous inputs pass through regis-  
ters controlled by a positive-edge-triggered single clock  
input.  
• Internal self-timed write cycle  
• Individual Byte Write Control and Global Write  
• Clock controlled, registered address, data and  
control  
• Burst sequence control using MODE input  
• Three chip enable option for simple depth  
expansion and address pipelining  
• Common data inputs and data outputs  
• Auto Power-down during deselect  
• Single cycle deselect  
Write cycles are internally self-timed and are initiated by  
therisingedgeoftheclockinput. Writecyclescanbeone  
tofourbyteswideascontrolledbythewritecontrolinputs.  
• Snooze MODE for reduced-power standby  
• JTAG Boundary Scan for PBGA package  
• Power Supply  
Separatebyteenablesallowindividualbytestobewritten.  
The byte write operation is performed by using the byte  
write enable (BWE) input combined with one or more  
individual byte write signals (BWx). In addition, Global  
Write (GW) is available for writing all bytes at one time,  
regardless of the byte write controls.  
LPS: VDD 3.3V + 5%, VDDQ 3.3V/2.5V + 5%  
VPS: VDD 2.5V + 5%, VDDQ 2.5V + 5%  
• JEDEC 100-Pin TQFP, 119-ball PBGA, 165-ball  
PBGA, and 209-ball (x72) packages  
Bursts can be initiated with either ADSP (Address Status  
Processor) or ADSC (Address Status Cache Controller)  
inputpins.Subsequentburstaddressescanbegenerated  
internally and controlled by the ADV (burst address  
advance) input pin.  
• Lead-free available  
The mode pin is used to select the burst sequence order,  
Linear burst is achieved when this pin is tied LOW.  
Interleave burst is achieved when this pin is tied HIGH or  
left floating.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
250  
2.6  
4
200  
3.1  
5
Units  
ns  
Clock Access Time  
Cycle Time  
tKC  
ns  
Frequency  
250  
200  
MHz  
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability  
arisingoutoftheapplicationoruseofanyinformation, productsorservicesdescribedherein. Customersareadvisedtoobtainthelatestversionofthisdevicespecificationbeforerelyingonany  
publishedinformationandbeforeplacingordersforproducts.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
Rev. D  
1
02/11/05  

IS61LPS51236A-200TQLI 替代型号

型号 品牌 替代类型 描述 数据表
IS61LPS51236A-200TQI ISSI

类似代替

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
CY7C1380D-200AXC CYPRESS

功能相似

18-Mbit (512K x 36/1M x 18) Pipelined SRAM

与IS61LPS51236A-200TQLI相关器件

型号 品牌 获取价格 描述 数据表
IS61LPS51236A-250B2 ISSI

获取价格

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
IS61LPS51236A-250B2I ISSI

获取价格

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
IS61LPS51236A-250B3 ISSI

获取价格

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
IS61LPS51236A-250B3I ISSI

获取价格

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
IS61LPS51236A-250B3LI ISSI

获取价格

256Kx72,512Kx36,1024Kx18 18Mb SYNCHRONOUS PIPELINED,SINGLE CYCLE DESELECT STATIC RAM
IS61LPS51236A-250TQ ISSI

获取价格

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
IS61LPS51236A-250TQI ISSI

获取价格

256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC
IS61LPS51236A-250TQL ISSI

获取价格

256Kx72,512Kx36,1024Kx18 18Mb SYNCHRONOUS PIPELINED,SINGLE CYCLE DESELECT STATIC RAM
IS61LPS51236B ISSI

获取价格

Internal self-timed write cycle
IS61LPS51236B-200B3LI ISSI

获取价格

Cache SRAM, 512KX36, 3ns, CMOS, PBGA165, TFBGA-165