5秒后页面跳转
IMISG571DYB PDF预览

IMISG571DYB

更新时间: 2024-01-16 23:13:54
品牌 Logo 应用领域
其他 - ETC 时钟发生器外围集成电路光电二极管
页数 文件大小 规格书
15页 224K
描述
CPU System Clock Generator

IMISG571DYB 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:SSOP-48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.88
Is Samacsys:NJESD-30 代码:R-PDSO-G48
JESD-609代码:e0长度:15.875 mm
湿度敏感等级:1端子数量:48
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP48,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):220
电源:2.5,3.3 V认证状态:Not Qualified
座面最大高度:2.794 mm子类别:Clock Generators
最大压摆率:100 mA表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

IMISG571DYB 数据手册

 浏览型号IMISG571DYB的Datasheet PDF文件第2页浏览型号IMISG571DYB的Datasheet PDF文件第3页浏览型号IMISG571DYB的Datasheet PDF文件第4页浏览型号IMISG571DYB的Datasheet PDF文件第6页浏览型号IMISG571DYB的Datasheet PDF文件第7页浏览型号IMISG571DYB的Datasheet PDF文件第8页 
SG571D  
I2C Frequency Clock Generator w/ EMI Reduction Spread Spectrum Technology  
for Pentium Processor Based Designs.  
Approved Product  
SERIAL CONTROL REGISTERS (Cont.)  
Function Table  
Function  
Description  
Tri-State  
Test Mode  
Normal SEL=1  
Normal SEL=0  
Outputs  
Ref  
Hi-Z  
Tclk  
14.318  
14.318  
CPU  
Hi-Z  
Tclk/2  
66  
PCI  
Hi-Z  
Tclk/4  
CPU/2  
CPU/2  
SDRAM  
Hi-Z  
Tclk/2  
CPU  
IOAPIC  
Hi-Z  
Tclk  
14.318  
14.318  
24MHZ  
Hi-Z  
Tclk/4  
24  
48MHZ  
Hi-Z  
Tclk/2  
48  
60  
CPU  
24  
48  
Notes:  
1. Tclk is a test clock over driven on the Xin input during test mode.  
2. The frequency ratio Fout/Fin for the USB output is 3.35294.  
Byte 1: CPU, 48/24 MHz Clock Register (1 = enable, 0 = Stopped)  
Bit  
7
6
5
4
@Pup  
Pin#  
23  
22  
-
-
39  
Description  
1
1
x
x
1
48/24 MHz enable/Stopped  
48/24 MHz enable/Stopped  
Reserved  
Reserved  
Power Control for CPUMCLK1  
3,2  
Bit 2  
Bit 3  
0
1
0
1
0
0
1
1
= Disabled  
= Not Allowed  
= Not Allowed  
= High Drive  
1
0
1
1
41  
42  
CPUCLK enable/Stopped  
CPUMCLK0 enable/Stopped  
Byte 2: PCI Clock Register (1 = enable, 0 = Stopped)  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
-
8
16  
14  
13  
12  
11  
9
Description  
Reserved  
x
1
1
1
1
1
1
1
PCICLK_F enable/Stopped  
PCICLK5 enable/Stopped  
PCICLK4 enable/Stopped  
PCICLK3 enable/Stopped  
PCICLK2 enable/Stopped  
PCICLK1 enable/Stopped  
PCICLK0 enable/Stopped  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571  
Rev.1.4  
8/10/98  
Page 5 of 15  

与IMISG571DYB相关器件

型号 品牌 描述 获取价格 数据表
IMISG572AYB CYPRESS Processor Specific Clock Generator, 100MHz, CMOS, PDSO48, SSOP-48

获取价格

IMISG577CYB ETC CPU System Clock Generator

获取价格

IMISG577DYB CYPRESS Processor Specific Clock Generator, CMOS, PDSO48

获取价格

IMISG579BYB CYPRESS Clock Generator, PDSO56,

获取价格

IMISG587DTB CYPRESS Video Clock Generator, CMOS, PDSO8, TSSOP-8

获取价格

IMISG742AYB CYPRESS Clock Generator, PDSO48,

获取价格