Datasheet > IDT74ALVCH16652PV

IDT74ALVCH16652PV

更新时间： 2024-11-26 20:37:59

品牌	Logo	应用领域
艾迪悌 - IDT		光电二极管输出元件逻辑集成电路触发器
页数	文件大小	规格书
8页	180K
描述
Registered Bus Transceiver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, SSOP-56

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT74ALVCH16652PV 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	SSOP	包装说明：	SSOP, SSOP56,.4
针数：	56	Reach Compliance Code：	not_compliant
风险等级：	5.91	其他特性：	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型：	INDEPENDENT CONTROL	计数方向：	BIDIRECTIONAL
系列：	ALVC/VCX/A	JESD-30 代码：	R-PDSO-G56
JESD-609代码：	e0	长度：	18.415 mm
逻辑集成电路类型：	REGISTERED BUS TRANSCEIVER	最大I（ol）：	0.024 A
湿度敏感等级：	1	位数：	8
功能数量：	2	端口数量：	2
端子数量：	56	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SSOP	封装等效代码：	SSOP56,.4
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, SHRINK PITCH
电源：	3.3 V	Prop。Delay @ Nom-Sup：	5.2 ns
传播延迟（tpd）：	7.3 ns	认证状态：	Not Qualified
座面最大高度：	2.794 mm	子类别：	Bus Driver/Transceivers
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	2.7 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn85Pb15)	端子形式：	GULL WING
端子节距：	0.635 mm	端子位置：	DUAL
翻译：	N/A	触发器类型：	POSITIVE EDGE
宽度：	7.5 mm	Base Number Matches：	1

IDT74ALVCH16652PV 数据手册

浏览型号IDT74ALVCH16652PV的Datasheet PDF文件第2页

浏览型号IDT74ALVCH16652PV的Datasheet PDF文件第3页

浏览型号IDT74ALVCH16652PV的Datasheet PDF文件第4页

浏览型号IDT74ALVCH16652PV的Datasheet PDF文件第5页

浏览型号IDT74ALVCH16652PV的Datasheet PDF文件第6页

IDT74ALVCH16652

3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER

EXTENDED COMMERCIAL TEMPERATURE RANGE

3.3V CMOS 16-BIT BUS

TRANSCEIVER AND

IDT74ALVCH16652

OUTPUTS AND BUS-HOLD

FEATURES:

directly from the data bus or from the internal storage registers. The

device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output enable (OEAB and OEBA) inputs are pro-

vided to control the transceiver functions. Select control (SAB and SBA)

inputs are provided to select whether real-time or stored data is

transferred. A low input level selects real-time data, and a high input level

selects stored data. Circuitry used for select control eliminates the typical

decoding glitch that occurs in a multiplexer during the transition between

stored and real-time data. Data on the A or B bus, or both, can be stored

in the internal D flip-flops by low-to-high transition at the appropriate clock

(CLKAB or CLKBA) inputs regardless of the levels on the select control

or output enable inputs. When SAB and SBA are in the real-time transfer

mode, it also is possible to store data without using the internal D-type

flip-flops by simultaneously enabling OEAB and OEBA. In this configu-

ration, each output reinforces its input. Thus, when all other data sources

to the two sets of bus lines are in the high-impedance state, each set of

bus lines remains at its last level configuration.

–

0.5 MICRON CMOS Technology

Typical t^SK(0)(Output Skew) < 250ps

ESD > 2000V per MIL-STD-883, Method 3015;

> 200V using machine model (C = 200pF, R = 0)

0.635mm pitch SSOP, 0.50mm pitch TSSOP,

and 0.40mm pitch TVSOP packages

–

Extended commercial range of – 40°C to + 85°C

V^CC= 3.3V ± 0.3V, Normal Range

V^CC= 2.7V to 3.6V, Extended Range

V^CC= 2.5V ± 0.2V

CMOS power levels (0.4µW typ. static)

Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16652:

–

High Output Drivers: ±24mA

Suitable for heavy loads

APPLICATIONS:

• 3.3V High Speed Systems

• 3.3V and lower voltage computing systems

The ALVCH16652 has been designed with a ±24mA output driver.

This driver is capable of driving a moderate to heavy load while

maintaining speed performance.

The ALVCH16652 has “bus-hold” which retains the inputs’ last state

whenever the input bus goes to a high impedance. This prevents floating

inputs and eliminates the need for pull-up/down resistors.

DESCRIPTION:

This 16-bit bus transceiver and register is built using advanced dual

metal CMOS technology. The ALVCH16652 consists of D-type flip-flops

and control circuitry arranged for multiplexed transmission of data

FUNCTIONALBLOCKDIAGRAM

¹OEBA

²OEBA

¹OEAB

²OEAB

¹CLKBA

²CLKBA

¹SBA

²SBA

¹CLKAB

²CLKAB

¹SAB

²SAB

B REG

¹A¹

²A¹

A REG

¹B¹

A REG

²B¹

TO 7 OTHER CHANNELS

EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

1999 Integrated Device Technology, Inc.

DSC-4526/-

12 3 4 5 6 7 8

中文翻译

下载PDF

与IDT74ALVCH16652PV相关器件

型号	品牌	获取价格	描述	数据表
IDT74ALVCH16701PA	ETC	获取价格	Read/Write Buffer
IDT74ALVCH16701PA8	IDT	获取价格	FIFO, 4X18, 5.5ns, Synchronous, CMOS, PDSO56, 0.50 MM PITCH, TSSOP-56
IDT74ALVCH16701PF	ETC	获取价格	Read/Write Buffer
IDT74ALVCH16701PF8	IDT	获取价格	FIFO, 4X18, 5.5ns, Synchronous, CMOS, PDSO56, 0.40 MM PITCH, TVSOP-56
IDT74ALVCH16701PV	ETC	获取价格	Read/Write Buffer
IDT74ALVCH16701PV8	IDT	获取价格	FIFO, 4X18, 5.5ns, Synchronous, CMOS, PDSO56, 0.635 MM PITCH, SSOP-56
IDT74ALVCH16721	IDT	获取价格	3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16721PA	IDT	获取价格	3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16721PAG	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 20-Bit, True Output, CMOS, PDSO56, GREEN, TSSOP-56
IDT74ALVCH16721PAG8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 20-Bit, True Output, CMOS, PDSO56, GREEN, TSSOP-56

与IDT74ALVCH16652PV相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH16652PV

IDT74ALVCH16652PV 技术参数

IDT74ALVCH16652PV 数据手册

与IDT74ALVCH16652PV相关器件

与IDT74ALVCH16652PV相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH16652PV

IDT74ALVCH16652PV 技术参数

IDT74ALVCH16652PV 数据手册

与IDT74ALVCH16652PV相关器件

与IDT74ALVCH16652PV相关文章

您还可以找

您在本页遇到什么问题？