IDT74ALVCH16823

更新时间： 2024-11-23 04:58:31

品牌	Logo	应用领域
艾迪悌 - IDT		输出元件
页数	文件大小	规格书
7页	72K
描述
3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT74ALVCH16823 数据手册

IDT74ALVCH16823

3.3VCMOS18-BITBUS-INTERFACEFLIP-FLOPWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

IDT74ALVCH16823

3.3V CMOS 18-BIT

BUS-INTERFACE FLIP-

FLOP WITH 3-STATE OUT-

PUTS AND BUS-HOLD

DESCRIPTION:

FEATURES:

This18-bitbus-interfaceflip-flopisbuiltusingadvanceddualmetalCMOS

technology.TheALVCH16823features3-stateoutputsdesignedspecifically

fordrivinghighlycapacitiveorrelativelylow-impedanceloads.Thedeviceis

particularlysuitableforimplementingwiderbufferregisters,I/Oports,bidirec-

tional bus drivers with parity, and working registers.

• 0.5 MICRON CMOS Technology

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• VCC = 2.5V ± 0.2V

• CMOS power levels (0.4µ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in TSSOP package

TheALVCH16823canbeusedastwo9-bitflip-flopsorone18-bitflip-flop.

Withtheclock-enable(CLKEN)inputlow,theD-typeflip-flopsenterdataonthe

low-to-hightransitionsoftheclock.TakingCLKENhighdisablestheclockbuffer,

thuslatchingtheoutputs.Takingtheclear(CLR)inputlowcausestheQoutputs

togolowindependentlyoftheclock.

Abufferedoutput-enable(OE)inputcanbeusedtoplacethenineoutputs

ineitheranormallogicstate(highorlowlogiclevels)orahigh-impedancestate.

In the high-impedance state, the outputs neither load nor drive the bus lines

significantly. The high-impedance state and increased drive provide the

capabilitytodrivebuslineswithoutneedforinterfaceorpullupcomponents.The

OEinputdoesnotaffecttheinternaloperationoftheflip-flops.Olddatacanbe

retainedornewdatacanbeenteredwhiletheoutputsareinthehigh-impedance

state.

DRIVE FEATURES:

• High Output Drivers: ±24mA

• Suitable for heavy loads

APPLICATIONS:

• 3.3V high speed systems

The ALVCH16823 has been designed with a ±24mA output driver. This

driveriscapableofdrivingamoderatetoheavyloadwhilemaintainingspeed

performance.

• 3.3V and lower voltage computing systems

The ALVCH16823 has “bus-hold” which retains the inputs’ last state

whenevertheinputgoestoahighimpedance. Thispreventsfloatinginputsand

eliminatestheneedforpull-up/downresistor.

FUNCTIONALBLOCKDIAGRAM

1OE

2OE

1CLR

2CLR

1CLKEN

2CLKEN

1CLK

1D1

1Q1

2CLK

2D1

2Q1

TO 8 OTHER CHANNELS

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2004

DSC-4237/2

12 3 4 5 6 7

中文翻译

下载PDF

与IDT74ALVCH16823相关器件

型号	品牌	获取价格	描述	数据表
IDT74ALVCH16823PA	IDT	获取价格	3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16823PA8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 9-Bit, True Output, CMOS, PDSO56, TSSOP-56
IDT74ALVCH16823PF	ETC	获取价格	18-Bit D-Type Flip-Flop
IDT74ALVCH16823PF8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 9-Bit, True Output, CMOS, PDSO56, 0.40 MM PITCH, TV
IDT74ALVCH16823PV	ETC	获取价格	18-Bit D-Type Flip-Flop
IDT74ALVCH16825PA	ETC	获取价格	9-Bit Buffer/Driver
IDT74ALVCH16825PF	ETC	获取价格	9-Bit Buffer/Driver
IDT74ALVCH16825PF8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 9-Bit, True Output, CMOS, PDSO56, 0.40 MM PITCH, TV
IDT74ALVCH16825PV	ETC	获取价格	9-Bit Buffer/Driver
IDT74ALVCH16825PV8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 9-Bit, True Output, CMOS, PDSO56, 0.635 MM PITCH, S

与IDT74ALVCH16823相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

27
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH16823

IDT74ALVCH16823 数据手册

与IDT74ALVCH16823相关器件

与IDT74ALVCH16823相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH16823

IDT74ALVCH16823 数据手册

与IDT74ALVCH16823相关器件

与IDT74ALVCH16823相关文章

您还可以找

您在本页遇到什么问题？