5秒后页面跳转
IDT71V432S5PF PDF预览

IDT71V432S5PF

更新时间: 2024-09-16 22:22:47
品牌 Logo 应用领域
艾迪悌 - IDT 计数器静态存储器
页数 文件大小 规格书
18页 269K
描述
32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect

IDT71V432S5PF 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
针数:100Reach Compliance Code:not_compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.91最长访问时间:5 ns
最大时钟频率 (fCLK):100 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
长度:20 mm内存密度:1048576 bit
内存集成电路类型:CACHE SRAM内存宽度:32
湿度敏感等级:3功能数量:1
端子数量:100字数:32768 words
字数代码:32000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:32KX32输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.015 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.2 mA
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:14 mm
Base Number Matches:1

IDT71V432S5PF 数据手册

 浏览型号IDT71V432S5PF的Datasheet PDF文件第2页浏览型号IDT71V432S5PF的Datasheet PDF文件第3页浏览型号IDT71V432S5PF的Datasheet PDF文件第4页浏览型号IDT71V432S5PF的Datasheet PDF文件第5页浏览型号IDT71V432S5PF的Datasheet PDF文件第6页浏览型号IDT71V432S5PF的Datasheet PDF文件第7页 
32Kx32CacheRAM™  
3.3VSynchronousSRAM  
BurstCounter  
IDT71V432  
SingleCycleDeselect  
Features  
processor interfaces. The pipelined burst architecture provides cost-  
effective 3-1-1-1 secondary cache performance for processors up to  
100 MHz.  
32K x 32 memory configuration  
Supports high-performance system speed:  
The IDT71V432 CacheRAM contains write, data, address, and  
controlregisters.InternallogicallowstheCacheRAMtogenerateaself-  
timedwritebaseduponadecisionwhichcanbeleftuntiltheextremeend  
ofthewritecycle.  
CommercialandIndustrial:  
— 5ns Clock-to-DataAccess (100MHz)  
— 6ns Clock-to-DataAccess (83MHz)  
— 7ns Clock-to-DataAccess (66MHz)  
Single-cycle deselect functionality (Compatible with  
Micron Part # MT58LC32K32D7LG-XX)  
LBO input selects interleaved or linear burst mode  
Self-timed write cycle with global write control (GW), byte  
write enable (BWE), and byte writes (BWx)  
Power down controlled by ZZ input  
Theburstmodefeatureoffersthehighestlevelofperformancetothe  
systemdesigner, as the IDT71V432canprovide fourcycles ofdata for  
asingleaddresspresentedtotheCacheRAM.Aninternalburstaddress  
counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe  
accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone  
cycle before it is available on the next rising clock edge. If burst mode  
operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput  
datawillbeavailabletotheuseronthenextthreerisingclockedges.The  
orderofthesethreeaddresseswillbedefinedbytheinternalburstcounter  
andthe LBO inputpin.  
Operates with a single 3.3V power supply (+10/-5%)  
Packaged in a JEDEC Standard 100-pin rectangular plastic  
thin quad flatpack (TQFP).  
TheIDT71V432CacheRAMutilizes IDT's high-performance,high-  
volume 3.3V CMOS process, and is packaged in a JEDEC Standard  
Description  
The IDT71V432 is a 3.3V high-speed 1,048,576-bit CacheRAM 14mmx20mm100-pinthinplasticquadflatpack(TQFP)foroptimumboard  
organizedas32Kx32withfullsupportofthePentium™andPowerPC™ densityinbothdesktopandnotebookapplications.  
PinDescriptionSummary  
0
14  
A –A  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enable  
CE  
0
1
CS , CS  
Chips Selects  
Output Enable  
OE  
GW  
BWE  
1,  
Global Write Enable  
Byte Write Enable  
Individual Byte Write Selects  
Clock  
2,  
3,  
4
BW BW BW BW  
CLK  
Burst Address Advance  
Address Status (Cache Controller)  
Address Status (Processor)  
Linear / Interleaved Burst Order  
Sleep Mode  
Synchronous  
Synchronous  
Synchronous  
DC  
ADV  
ADSC  
ADSP  
LBO  
ZZ  
Asynchronous  
Synchronous  
DC  
0
31  
I/O –I/O  
Data Input/Output  
3.3V Power  
DD  
V
Power  
Ground  
SS  
V
Ground  
DC  
3104 tbl 01  
CacheRAMisatrademarkofIntegratedDeviceTechnology.  
PentiumprocessorisatrademarkofIntelCorp.  
PowerPCisatrademarkofInternationalBusinessMachines,Inc.  
AUGUST 2001  
1
©2000IntegratedDeviceTechnology,Inc.  
DSC-3104/05  

与IDT71V432S5PF相关器件

型号 品牌 获取价格 描述 数据表
IDT71V432S5PF8 IDT

获取价格

Cache SRAM, 32KX32, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V432S5PF9 IDT

获取价格

Cache SRAM, 32KX32, 5ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V432S5PFG IDT

获取价格

Cache SRAM, 32KX32, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V432S5PFGI IDT

获取价格

Cache SRAM, 32KX32, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V432S5PFGI8 IDT

获取价格

Cache SRAM, 32KX32, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V432S5PFI IDT

获取价格

32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect
IDT71V432S6PF IDT

获取价格

32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect
IDT71V432S6PF9 IDT

获取价格

Cache SRAM, 32KX32, 6ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V432S6PFG IDT

获取价格

Cache SRAM, 32KX32, 6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V432S6PFG8 IDT

获取价格

Cache SRAM, 32KX32, 6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100