IDT5V9885C
INDUSTRIALTEMPERATURERANGE
3.3V EEPROMPROGRAMMABLECLOCKGENERATOR
IDT5V9885C
3.3V EEPROM
PROGRAMMABLE CLOCK
GENERATOR
FEATURES:
DESCRIPTION:
• Three internal PLLs
TheIDT5V9885Cisaprogrammableclockgeneratorintendedforhigh
performancedata-communications,telecommunications,consumer,and
networking applications. There are three internal PLLs, each individually
programmable,allowingforthreeuniquenon-integer-relatedfrequencies.
The frequencies are generated from a single reference clock. The
reference clock can come from one of the two redundant clock inputs. A
glitchless automatic or manual switchover function allows any one of the
redundant clocks to be selected during normal operation.
• Internal non-volatile EEPROM
• JTAG and FAST mode I2C serial interfaces
• Input Frequency Ranges: 1MHz to 400MHz
• Output Frequency Ranges: 4.9kHz to 500MHz
• Reference Crystal Input with programmable oscillator gain and
programmable linear load capacitance
− Crystal Frequency Range: 8MHz to 50MHz
• Each PLL has an 8-bit pre-scaler and a 12-bit feedback-divider
• 10-bit post-divider blocks
The IDT5V9885C can be programmed through the use of the I2C or
JTAG interfaces. The programming interface enables the device to be
programmedwhenitisinnormaloperationorwhatiscommonlyknownas
in-system programmable. An internal EEPROM allows the user to save
and restore the configuration of the device without having to reprogram it
on power-up. JTAG boundary scan is also implemented.
• Fractional Dividers
• Two of the PLLs support Spread Spectrum Generation
capability
• I/O Standards:
− Outputs - 3.3V LVTTL/ LVCMOS, LVPECL, and LVDS
− Inputs - 3.3V LVTTL/ LVCMOS
• Programmable Slew Rate Control
• Programmable Loop Bandwidth Settings
• Programmable output inversion to reduce bimodal jitter
• Redundant clock inputs with glitchless auto and manual
switchover options
Each of the three PLLs has an 8-bit pre-scaler and a 12-bit feedback
divider. Thisallowstheusertogeneratethreeuniquenon-integer-related
frequencies. The PLL loop bandwidth is programmable to allow the user
totailorthePLLresponsetotheapplication. Forinstance,theusercantune
the PLL parameters to minimize jitter generation or to maximize jitter
attenuation. Spread spectrum generation and fractional divides are
allowed on two of the PLLs.
• JTAG Boundary Scan
• Individual output enable/disable
• Power-down mode
Thereare10-bitpostdividersonfiveofthesixoutputbanks. Twoofthe
six output banks are configurable to be LVTTL, LVPECL, or LVDS. The
otherfouroutputbanksareLVTTL. TheoutputsareconnectedtothePLLs
via the switch matrix. The switch matrix allows the user to route the PLL
outputstoanyoutputbank. Thisfeaturecanbeusedtosimplifyandoptimize
the board layout. In addition, each output's slew rate and enable/disable
function can be programmed.
• 3.3VVDD
• Available in TQFP and VFQFPN packages
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
INDUSTRIAL TEMPERATURE RANGE
DECEMBER 2009
1
c
2009 Integrated Device Technology, Inc.
DSC 7117/4