ICS9250-30
Integrated
Circuit
Systems, Inc.
Preliminary Product Preview
Frequency Generator & Integrated Buffers for Celeron & PII/III™
Recommended Application:
Pin Configuration
810/810E and Solano type chipset
VDDREF
X1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
REF0/FS4*1
VDDLAPIC
IOAPIC
Output Features:
•
•
•
•
•
•
•
2 - CPUs @ 2.5V, up to 200MHz.
X2
GNDREF
GND3V66
3V66-0
3V66-1
3V66-2
VDDLCPU
CPUCLK0
CPUCLK1
GNDLCPU
GNDSDR
SDRAM0
SDRAM1
SDRAM2
VDDSDR
SDRAM3
SDRAM4
SDRAM5
GNDSDR
SDRAM6
SDRAM7
SDRAM_F
VDDSDR
GND48
13 - SDRAM @ 3.3V, up to 200MHz.
3 - 3V66 @ 3.3V, 2x PCI MHz.
8 - PCI @3.3V.
1 - 48MHz, @3.3V fixed.
1 - 24/48MHz @ 3.3V
VDD3V66
VDDPCI
1*FS0/PCICLK0
1*FS1/PCICLK1
1*SEL24_48#/PCICLK2
GNDPCI
1 - REF @3.3V, 14.318MHz.
Features:
PCICLK3
PCICLK4
PCICLK5
VDDPCI
PCICLK6
PCICLK7
GNDPCI
PD#
SCLK
SDATA
•
•
•
•
Support PC133 SDRAM.
Up to 200MHz frequency support
Support power management through PD#.
Spread spectrum for EMI control
(± 0.25% Center Spread or 0 to -0.5% down spread)
24_48MHz/FS21*
48MHz/FS3*1
VDD48
VDDSDR
SDRAM8
SDRAM9
GNDSDR
•
•
Uses external 14.318MHz crystal
FS pins for frequency select
VDDSDR
SDRAM11
SDRAM10
GNDSDR
Key Specifications:
•
•
CPU Output Jitter: <250ps
CPU Output Skew: <175ps
56-Pin 300 mil SSOP
1ꢀ These pins will have 1ꢀ5 to 2X drive strengthꢀ
* 120K ohm pull-up to VDD on indicated inputsꢀ
•
•
•
PCI Output Skew: <500ps
3V66 Output Skew <175ps
For group skew timing, please refer to the
Group Timing Relationship Table.
Block Diagram
Functionality
FS4 FS3 FS2 FS1 FS0 CPU SDRAM 3V66
PCI
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
0
1
0
0
0
1
0
1
1
1
0
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
1
1
0
1
1
1
66.67
68.33
80.00
83.00
100.00
102.50
120.00
124.50
66.67
68.33
80.00
83.00
66.67
68.67
76.67
66.67
66.67
83.34
68.50
80.00
66.67
83.34
68.50
80.00
33.33
34.17
40.00
41.50
33.33
34.33
38.33
33.33
33.33
41.67
34.25
40.00
33.33
41.67
34.25
40.00
PLL2
48MHz
24_48MHz
/ 2
X1
X2
XTAL
OSC
REF0
100.00 100.00
103.00 103.00
115.00 115.00
200.00 200.00
133.33 133.33
166.67 166.67
137.00 137.00
160.00 160.00
133.33 100.00
166.67 125.00
137.00 102.75
160.00 120.00
PLL1
Spread
Spectrum
CPU
DIVDER
CPUCLK [1:0]
2
SDRAM
DIVDER
SDRAM [11:0]
SDRAM_F
IOAPIC
12
Control
Logic
FS[4:0]
IOAPIC
DIVDER
PD#
SEL24_48#
Config.
Reg.
PCI
DIVDER
PCICLK [7:0]
3V66 [2:0]
8
3
SDATA
SCLK
3V66
DIVDER
For other hardware/I2C selectable frequencies please refer to
Byte 0 frequency select registerꢀ
PRODUCT PREVIEW documents contain information on new products
in the sampling or preproduction phase of development. Characteristic
data and other specifications are subject to change without notice.
9250-30 Rev A 10/03/00
Third party brands and names are the property of their respective owners.