5秒后页面跳转
ICS9250F-24 PDF预览

ICS9250F-24

更新时间: 2023-04-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
9页 83K
描述
Clock Generator

ICS9250F-24 数据手册

 浏览型号ICS9250F-24的Datasheet PDF文件第2页浏览型号ICS9250F-24的Datasheet PDF文件第3页浏览型号ICS9250F-24的Datasheet PDF文件第4页浏览型号ICS9250F-24的Datasheet PDF文件第5页浏览型号ICS9250F-24的Datasheet PDF文件第6页浏览型号ICS9250F-24的Datasheet PDF文件第7页 
ICS9250-24  
Integrated  
Circuit  
Systems, Inc.  
Integrated Buffers for PIII™  
Recommended Application:  
General purpose peripheral clk gen, also for IA64.  
Pin Configuration  
GND  
14.318_IN  
VDD  
66_IN  
GND  
PCICLK0  
PCICLK1  
VDD  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
VDD  
REF-1  
REF-0  
GND  
Output Features:  
12 - PCI clocks @ 3V  
2 - 48MHz clocks  
6 - 3V66 66MHz reference output  
2 - 14.318 reference output  
VDD  
3V66-5  
3V66-4  
GND  
GND  
GND  
PCICLK2  
PCICLK3  
VDD  
3V66-3  
3V66-2  
VDD  
Features:  
Effective power management scheme through PD#  
14.318MHz reference input  
66MHz reference input  
GND  
VDD  
PCICLK4  
PCICLK5  
VDD  
PCICLK6  
PCICLK7  
GND  
3V66-1  
3V66-0  
GND  
VDD  
GND  
AVDD  
48MHz-1  
48MHz-0  
AGND  
FS2  
PD#  
VDD  
GND  
SCLK  
SDATA  
Key Specifications:  
48MHz Output Jitter: <350ps  
3V66 to PCI Skew: 1.5 to 3.5ns  
PCI to PCI Skew: <500ps  
VDD  
PCICLK8  
PCICLK9  
GND  
PCICLK10  
PCICLK11  
VDD  
3V66 to 3V66 Skew: <250ps  
FS0  
FS1  
56-Pin 300mil SSOP &TSSOP  
Block Diagram  
Functionality  
FS0 FS1 FS2  
Description  
Details  
0
0
0
All outputs on All outputs on  
14.318_IN  
REF (1:0)  
2
2
Pins 18, 17, 15, 14, 11,  
0
0
1
PCI (7:0) off  
10, 7, 6 held LOW  
PLL  
48MHz (1:0)  
Pins 15, 14, 11, 10, 7, 6  
held LOW  
0
0
1
1
1
0
0
1
0
PCI (5:0) off  
All PCI off  
Tristate  
Control  
SDATA  
All PCI outputs held LOW  
Logic  
SCLK  
All outputs high  
impedance  
FS (2:0)  
Config.  
PD#  
1
1
1
0
1
1
1
0
1
3V66-5 off  
Pin 51 held LOW  
Reg.  
REF (1:0) off Pins 55, 54 held LOW  
48MHz-1 off Pin 37 held LOW  
66_IN  
3V66 (5:0)  
6
Delay  
PCICLK (11:0)  
/ 2  
12  
Power Groups  
AGND = Analog ground  
AVDD = Analog power  
0390C—11/06/02  

与ICS9250F-24相关器件

型号 品牌 获取价格 描述 数据表
ICS9250F-26 ETC

获取价格

Peripheral IC
ICS9250F-26-T IDT

获取价格

Clock Generator, PDSO56, SSOP-56
ICS9250F-28 ETC

获取价格

Peripheral IC
ICS9250F-28-T ETC

获取价格

Peripheral IC
ICS9250F-29-T ETC

获取价格

Peripheral IC
ICS9250YF-08 ICSI

获取价格

Frequency Generator & Integrated Buffers for
ICS9250YF-09 IDT

获取价格

Processor Specific Clock Generator, 133.32MHz, PDSO56, 0.300 INCH, SSOP-56
ICS9250YF-09LF IDT

获取价格

Processor Specific Clock Generator, 133.32MHz, PDSO56, 0.300 INCH, SSOP-56
ICS9250YF-09LF-T IDT

获取价格

Processor Specific Clock Generator, 133.32MHz, PDSO56, 0.300 INCH, SSOP-56
ICS9250YF-09-T ICSI

获取价格

Frequency Timing Generator for PENTIUM II Systems