Datasheet > ICS843002I-72

ICS843002I-72

更新时间： 2024-11-02 02:50:51

品牌	Logo	应用领域
艾迪悌 - IDT		时钟发生器石英晶振压控振荡器衰减器
页数	文件大小	规格书
18页	296K
描述
FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS843002I-72 数据手册

FEMTOCLOCKS™ VCXO BASED WCDMA

CLOCK GENERATOR/JITTER ATTENUATOR

ICS843002I-72

GENERAL DESCRIPTION

FEATURES

The ICS843002I-72 is

ICS

member of the

• Two differential LVPECL outputs

HiperClockS™ family of high performance clock

solutions from IDT. The ICS843002I-72 is a

PLL based synchronous clock generator that is

optimized for WCDMA channel card applications

• CLK input accepts the following input levels:

LVCMOS or LVTTL levels

HiPerClockS™

• Output frequency: 122.88MHz (typical)

where jitter attenuation and frequency translation is needed.

The device contains two internal PLL stages that are cascaded

in series. The first PLL stage uses a VCXO which is optimized

to provide reference clock jitter attenuation and to be jitter

tolerant, and to provide a stable reference clock for the second

PLL stage.The second PLL stage provides additional frequency

multiplication (x32), and it maintains low output jitter by using a

low phase noise FemtoClock™VCO. The device performance

and the PLL multiplication ratios are optimized to support

WCDMA applications. The VCXO requires the use of an

external, inexpensive pullable crystal. VCXO PLL uses external

passive loop filter components which are used to optimize the

PLL loop bandwidth and damping characteristics for the given

application.

• FemtoClock VCO frequency range: 490MHz - 680MHz

• RMS phase jitter @ 122.88MHz, using a 19.2MHz crystal

(1.875MHz to 10MHz): 0.49ps (typical)

• Deterministic jitter: 30fs (typical)

• Random jitter, RMS: 2.2ps (typical)

• Full 3.3V or mixed 3.3V core/2.5V output supply voltage

• -40°C to 85°C ambient operating temperature

• Available in lead-free (RoHS 6) package

The ICS843002I-72 can accept a single-ended input. LOCK_DT

reports the lock status of VCXO PLL loop. If the reference clock

input is lost, it will set LOCK_DT to logic LOW.

Typical ICS843002I-72 configuration in WCDMA Systems:

• 19.2MHz pullable crystal

• Input Reference clock frequency: 3.84MHz

• Output clock frequency: 122.88MHz

PIN ASSIGNMENT

32 31 30 29 28 27 26 25

LF1

LF0

ISET

V^CC

LOCK_DT

V^EE

VCC

VCCO

nQ1

VCC

VEE

CLK

V^EE

10 11 12 13 14 15 16

ICS843002I-72

32-Lead VFQFN

5mm x 5mm x 0.925 package body

K Package

Top View

IDT^™/ ICS^™WCDMA CLOCK GENERATOR/JITTER ATTENUATOR

ICS843002BKI-72 REV. A NOVEMBER 21, 2007

12 3 4 5 6 7...18

中文翻译

下载PDF

与ICS843002I-72相关器件

型号	品牌	获取价格	描述	数据表
ICS843003	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AG	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AG	ICSI	获取价格	FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AGI-01	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AGI-01LF	IDT	获取价格	Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, T
ICS843003AGI-01LFT	IDT	获取价格	Clock Generator, 680MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, T
ICS843003AGI-01T	ICSI	获取价格	FEMTOCLOCKS-TM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AGLF	IDT	获取价格	Clock Generator, 700MHz, PDSO24, 4.40 X 7.80 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153,
ICS843003AGLFT	IDT	获取价格	Clock Generator, 700MHz, PDSO24, 4.40 X 7.80 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153,

与ICS843002I-72相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

6
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

3
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS843002I-72

ICS843002I-72 数据手册

与ICS843002I-72相关器件

与ICS843002I-72相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS843002I-72

ICS843002I-72 数据手册

与ICS843002I-72相关器件

与ICS843002I-72相关文章

您还可以找

您在本页遇到什么问题？