Datasheet > IBM13N4734MCB-360T

IBM13N4734MCB-360T

更新时间： 2024-10-28 23:57:39

品牌	Logo	应用领域
其他 - ETC		内存集成电路动态存储器时钟
页数	文件大小	规格书
18页	304K
描述
x72 SDRAM Module

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IBM13N4734MCB-360T 数据手册

浏览型号IBM13N4734MCB-360T的Datasheet PDF文件第2页

浏览型号IBM13N4734MCB-360T的Datasheet PDF文件第3页

浏览型号IBM13N4734MCB-360T的Datasheet PDF文件第4页

浏览型号IBM13N4734MCB-360T的Datasheet PDF文件第5页

浏览型号IBM13N4734MCB-360T的Datasheet PDF文件第6页

浏览型号IBM13N4734MCB-360T的Datasheet PDF文件第7页

Discontinued (4/1/00 - last order; 7/31/00 - last ship)

IBM13N4644MCB

IBM13N4734MCB

4M x 64/72 One-Bank Unbuffered SDRAM Module

Features

• 168-Pin Unbuffered 8-Byte Dual In-Line Memory

Module

• Programmable Operation:

- CAS Latency: 2, 3

- Burst Type: Sequential or Interleave

- Burst Length: 1, 2, 4, 8, Full-Page (Full-

Page supports Sequential burst only)

- Operation: Burst Read and Write or Multiple

Burst Read with Single Write

• 4Mx64/72 Synchronous DRAM DIMM

• Three speed sorts:

• -260 and -360 for PC100 applications

• -10 for 66MHz applications (typical)

• Inputs and outputs are LVTTL (3.3V) compatible

• Single 3.3V ± 0.3V Power Supply

• Single Pulsed RAS interface

• SDRAMs have 4 internal banks

• Module has 1 bank

• Fully Synchronous to positive Clock Edge

• Data Mask for Byte Read/Write control

• Auto Refresh (CBR) and Self Refresh

• Automatic and controlled Precharge commands

• Suspend Mode and Power Down Mode

• 12/8/2 Addressing (Row/Column/Bank)

• 4096 Refresh cycles distributed across 64ms

• Serial Presence Detect

• Card size: 5.25" x 1.000" x 0.106"

• Gold contacts

• SDRAMs in TSOP Type II Package

Description

IBM13N4644MCB / IBM13N4734MCB are unbuf-

fered 168-pin Synchronous DRAM Dual In-Line

Memory Modules (DIMMs) which are organized as

4Mx64 and 4Mx72 high-speed memory arrays. The

DIMMs use 4(4Mx64) or 5(4Mx72) 4Mx16 SDRAMs

in 400mil TSOP II packages. The DIMMs achieve

high-speed data transfer rates of up to 100MHz by

employing a prefetch/pipeline hybrid architecture

that supports the JEDEC 1N rule while allowing very

low burst power.

ating modes are defined by combinations of RAS,

CAS, WE, S0/S2, DQMB, and CKE0 signals. A

command decoder initiates the necessary timings

for each operation. A 14-bit address bus accepts

address information in a row/column multiplexing

arrangement.

Prior to any Access operation, the CAS latency,

burst type, burst length, and Burst operation type

must be programmed into the DIMM by address

inputs A0-A9 during the Mode Register Set cycle.

The -10 speed sort DIMMs comply with JEDEC

standards for 168-pin unbuffered SDRAM DIMMs.

The DIMM uses serial presence detects imple-

mented via a serial EEPROM using the two-pin IIC

protocol. The first 128 bytes of serial PD data are

used by the DIMM manufacturer. The last 128 bytes

are available to the customer.

The -360 speed sort DIMMs are compatible with the

Intel PC100 SDRAM unbuffered DIMM specification.

All control, address, and data input/output circuits

are synchronized with the positive edge of the exter-

nally supplied clock inputs.

All IBM 168-pin DIMMs provide a high-performance,

flexible 8-byte interface in a 5.25" long space-saving

footprint. Related products include both EDO DRAM

and SDRAM unbuffered DIMMs in both non-parity

x64 and ECC-Optimized x72 configurations.

All inputs are sampled at the positive edge of each

externally supplied clock (CK0, CK2). Internal oper-

Card Outline

(Front)

(Back)

10 11

94 95

168

40 41

124 125

19L7294.E93875A

8/99

Use is further subject to the provisions at the end of this document.

Page 1 of 18

12 3 4 5 6 7...18

中文翻译

下载PDF

与IBM13N4734MCB-360T相关器件

型号	品牌	获取价格	描述	数据表
IBM13N4739CC-12T	ETC	获取价格	x72 SDRAM Module
IBM13N4739JC-10T	IBM	获取价格	Synchronous DRAM Module, 4MX72, 8ns, CMOS, DIMM-168
IBM13N4739JC-12T	ETC	获取价格	x72 SDRAM Module
IBM13N4739JC-360T	IBM	获取价格	Synchronous DRAM Module, 4MX72, 5.5ns, CMOS, DIMM-168
IBM13N64644HCA-75AT	IBM	获取价格	Synchronous DRAM Module, 64MX64, 5.4ns, CMOS, DIMM-168
IBM13N64734HCA-75AT	IBM	获取价格	Synchronous DRAM Module, 64MX72, 5.4ns, CMOS, DIMM-168
IBM13N8644HCB-260T	ETC	获取价格	x64 SDRAM Module
IBM13N8644HCB-360T	ETC	获取价格	x64 SDRAM Module
IBM13N8644HCB-75AT	ETC	获取价格	x64 SDRAM Module
IBM13N8644HCC-10T	IBM	获取价格	Synchronous DRAM Module, 8MX64, 9ns, CMOS, DIMM-168

与IBM13N4734MCB-360T相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

15
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

17
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

41
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

49

产品中心

服务支持

精选活动

关于我们

帮助中心

IBM13N4734MCB-360T

IBM13N4734MCB-360T 数据手册

与IBM13N4734MCB-360T相关器件

与IBM13N4734MCB-360T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IBM13N4734MCB-360T

IBM13N4734MCB-360T 数据手册

与IBM13N4734MCB-360T相关器件

与IBM13N4734MCB-360T相关文章

您还可以找

您在本页遇到什么问题？