5秒后页面跳转
HYMD564G726AL8-K PDF预览

HYMD564G726AL8-K

更新时间: 2024-11-18 05:38:47
品牌 Logo 应用领域
海力士 - HYNIX 存储内存集成电路动态存储器双倍数据速率时钟
页数 文件大小 规格书
16页 261K
描述
Registered DDR SDRAM DIMM

HYMD564G726AL8-K 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DIMM
包装说明:DIMM, DIMM184针数:184
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.36风险等级:5.92
Is Samacsys:N访问模式:SINGLE BANK PAGE BURST
最长访问时间:0.75 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
JESD-30 代码:R-XDMA-N184内存密度:4831838208 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:72
功能数量:1端口数量:1
端子数量:184字数:67108864 words
字数代码:64000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:64MX72输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:DIMM
封装等效代码:DIMM184封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY峰值回流温度(摄氏度):NOT SPECIFIED
电源:2.5 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
最大待机电流:0.09 A子类别:DRAMs
最大压摆率:3.42 mA最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子形式:NO LEAD
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

HYMD564G726AL8-K 数据手册

 浏览型号HYMD564G726AL8-K的Datasheet PDF文件第2页浏览型号HYMD564G726AL8-K的Datasheet PDF文件第3页浏览型号HYMD564G726AL8-K的Datasheet PDF文件第4页浏览型号HYMD564G726AL8-K的Datasheet PDF文件第5页浏览型号HYMD564G726AL8-K的Datasheet PDF文件第6页浏览型号HYMD564G726AL8-K的Datasheet PDF文件第7页 
64Mx72 bits  
Registered DDR SDRAM DIMM  
HYMD564G726A(L)8-M/K/H/L  
DESCRIPTION  
Preliminary  
Hynix HYMD564G726A(L)8-M/K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line  
Memory Modules(DIMMs) which are organized as 64Mx72 high-speed memory arrays. Hynix HYMD564G726A(L)8-M/  
K/H/L series consists of nine 64Mx8 DDR SDRAM in 400mil TSOPII packages on a 184pin glass-epoxy substrate.  
Hynix HYMD564G726A(L)8-M/K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of  
industry stanard. It is suitable for easy interchange and addition.  
Hynix HYMD564G726A(L)8-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous  
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs  
are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both ris-  
ing and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth.  
All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable latencies and  
burst lengths allow variety of device operation in high performance memory system.  
Hynix HYMD564G726A(L)8-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function  
is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to iden-  
tify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.  
FEATURES  
512MB (64M x 72) Registered DDR DIMM based on  
64Mx8 DDR SDRAM  
Fully differential clock operations (CK & /CK) with  
125MHz/133MHz  
JEDEC Standard 184-pin dual in-line memory mod-  
ule (DIMM)  
Programmable CAS Latency 2 / 2.5 supported  
Programmable Burst Length 2 / 4 / 8 with both  
sequential and interleave mode  
Error Check Correction (ECC) Capability  
Registered inputs with one-clock delay  
tRAS Lock-out function supported  
Phase-lock loop (PLL) clock driver to reduce loading  
2.5V +/- 0.2V VDD and VDDQ Power supply  
Internal four bank operations with single pulsed RAS  
Auto refresh and self refresh supported  
8192 refresh cycles / 64ms  
All inputs and outputs are compatible with SSTL_2  
interface  
ORDERING INFORMATION  
Part No.  
Power Supply  
Clock Frequency  
Interface  
Form Factor  
HYMD564G726A(L)8-M  
HYMD564G726A(L)8-K  
HYMD564G726A(L)8-H  
HYMD564G726A(L)8-L  
133MHz (*DDR266 2-2-2)  
133MHz (*DDR266A)  
133MHz (*DDR266B)  
125MHz (*DDR200)  
VDD=2.5V  
VDDQ=2.5V  
184pin Registered DIMM  
5.25 x 1.7 x 0.15 inch  
SSTL_2  
* JEDEC Defined Specifications compliant  
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev. 0.1/Jan. 2003  
1

与HYMD564G726AL8-K相关器件

型号 品牌 获取价格 描述 数据表
HYMD564G726AL8-L HYNIX

获取价格

Registered DDR SDRAM DIMM
HYMD564G726AL8-M HYNIX

获取价格

Registered DDR SDRAM DIMM
HYMD564G726AL8M-H HYNIX

获取价格

Low Profile Registered DDR SDRAM DIMM
HYMD564G726AL8M-K HYNIX

获取价格

Low Profile Registered DDR SDRAM DIMM
HYMD564G726AL8M-L HYNIX

获取价格

Low Profile Registered DDR SDRAM DIMM
HYMD564G726AL8M-M HYNIX

获取价格

Low Profile Registered DDR SDRAM DIMM
HYMD564G726BF8N-D43 HYNIX

获取价格

184pin Registered DDR SDRAM DIMMs
HYMD564G726BF8N-J HYNIX

获取价格

184pin Registered DDR SDRAM DIMMs
HYMD564G726BFP8N-D43 HYNIX

获取价格

184pin Registered DDR SDRAM DIMMs
HYMD564G726BFP8N-J HYNIX

获取价格

184pin Registered DDR SDRAM DIMMs