5秒后页面跳转
HY62UF16201ASLM-70I PDF预览

HY62UF16201ASLM-70I

更新时间: 2023-01-02 18:40:20
品牌 Logo 应用领域
海力士 - HYNIX 静态存储器
页数 文件大小 规格书
13页 204K
描述
Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, MICRO, CSP, BGA-48

HY62UF16201ASLM-70I 数据手册

 浏览型号HY62UF16201ASLM-70I的Datasheet PDF文件第2页浏览型号HY62UF16201ASLM-70I的Datasheet PDF文件第3页浏览型号HY62UF16201ASLM-70I的Datasheet PDF文件第4页浏览型号HY62UF16201ASLM-70I的Datasheet PDF文件第5页浏览型号HY62UF16201ASLM-70I的Datasheet PDF文件第6页浏览型号HY62UF16201ASLM-70I的Datasheet PDF文件第7页 
HY62UF16201A/ HY62QF16201A/ HY62EF16201A/  
HY62SF16201A Series 128Kx16bit full CMOS SRAM  
PRELIMINARY  
FEATURES  
DESCRIPTION  
The HY62UF16201A  
/
HY62QF16201A  
/
·
·
·
Fully static operation and Tri-state output  
TTL compatible inputs and outputs  
Battery backup(LL/SL-part)  
- 1.5V(min) data retention  
Standard pin configuration  
- 48ball CSP  
HY62EF16201A / HY62SF16201A is a high  
speed, super low power and 2Mbit full CMOS  
SRAM organized as 131,072 words by 16bits. The  
HY62UF16201A  
/
HY62QF16201A  
/
·
HY62EF16201A / HY62SF16201A uses high  
performance full CMOS process technology and  
is designed for high speed and low power circuit  
technology. It is particularly well-suited for the  
high density low power system application. This  
device has a data retention mode that guarantees  
data to remain valid at a minimum power supply  
voltage of 1.5V.  
Product  
No.  
Voltage  
(V)  
Speed  
(ns)  
55/70/85  
Operation  
Current(mA)  
Standby Current(uA)  
Temperature  
(°C)  
LL  
10  
10  
10  
10  
10  
10  
10  
10  
SL  
2
2
2
2
2
2
2
2
HY62UF16201A  
HY62UF16201A-I  
HY62QF16201A  
HY62QF16201A-I  
HY62EF16201A  
HY62EF16201A-I  
HY62SF16201A  
HY62SF16201A-I  
3.0  
3.0  
2.5  
2.5  
2.0  
2.0  
1.8  
1.8  
15  
15  
10  
10  
10  
10  
10  
10  
0~70(Normal)  
-40~85(E.T.)  
0~70(Normal)  
-40~85(E.T.)  
0~70(Normal)  
-40~85(E.T.)  
0~70(Normal)  
-40~85(E.T.)  
55/70/85  
70/85/100  
70/85/100  
85/100/120  
85/100/120  
100/120/150  
100/120/150  
Note 1. E.T. : Extended Temperature, Normal : Normal Temperature  
2. Current value is max.  
PIN CONNECTION (Top View )  
BLOCK DIAGRAM  
A1,A2  
ROW  
DECODER  
A4, A6~A7  
I/O1  
A9  
A12  
A15~A16  
A8  
/LB /OE A0 A1 A2 NC  
IO9 /UB A3 A4 /CS IO1  
IO10 IO11 A5 A6 IO2 IO3  
Vss IO12 NC A7 IO4 Vcc  
Vcc IO13 NC A16 IO5 Vss  
IO15 IO14 A14 A15 IO6 IO7  
IO16 NC A12 A13 /WE IO8  
NC A8 A9 A10 A11 NC  
I/O8  
I/O9  
A10  
MEMORY ARRAY  
512x128x32  
A13  
A14  
A0  
A3  
I/O16  
A5  
A11  
/CS  
/OE  
/LB  
/UB  
/WE  
PIN DESCRIPTION  
Pin Name  
/CS  
/WE  
/OE  
/LB  
Pin Funtion  
Chip Select  
Write Enable  
Output Enable  
Lower Byte Control(I/O1~I/O8)  
Pin Name  
Pin Funtion  
Data Input/Output  
Address Input  
Power(3.0V/2.5V/2.0V/1.8V)  
Ground  
I/O1~I/O16  
A0~A16  
Vcc  
Vss  
/UB  
Upper Byte Control(I/O9~I/O16) NC  
No Connection  
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev.01 /Feb. 99  
Hyundai Semiconductor  

与HY62UF16201ASLM-70I相关器件

型号 品牌 获取价格 描述 数据表
HY62UF16201ASLM-85 HYNIX

获取价格

Standard SRAM, 128KX16, 85ns, CMOS, PBGA48, MICRO, CSP, BGA-48
HY62UF16201LLM-10 HYNIX

获取价格

Standard SRAM, 128KX16, 100ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16201LLM-85 HYNIX

获取价格

Standard SRAM, 128KX16, 85ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16201LLM-85I HYNIX

获取价格

Standard SRAM, 128KX16, 85ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16400ALLM-70 HYNIX

获取价格

Standard SRAM, 256KX16, 70ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16400ALLM-70I HYNIX

获取价格

Standard SRAM, 256KX16, 70ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16400ALLM-85 HYNIX

获取价格

Standard SRAM, 256KX16, 85ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16400ALLM-85I HYNIX

获取价格

Standard SRAM, 256KX16, 85ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16400ASLM-55I HYNIX

获取价格

Standard SRAM, 256KX16, 55ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16400ASLM-70I HYNIX

获取价格

Standard SRAM, 256KX16, 70ns, CMOS, PBGA48, MICRO, BGA-48