5秒后页面跳转
HMP125F7EFR8C-Y5 PDF预览

HMP125F7EFR8C-Y5

更新时间: 2024-11-06 05:36:19
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器双倍数据速率
页数 文件大小 规格书
32页 1065K
描述
240pin Fully Buffered DDR2 SDRAM DIMMs

HMP125F7EFR8C-Y5 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIMM包装说明:HALOGEN FREE AND ROHS COMPLIANT, DIMM-240
针数:240Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.84访问模式:DUAL BANK PAGE BURST
其他特性:AUTO/SELF REFRESH; SEATED HGT-NOM; WD-MAXJESD-30 代码:R-XZMA-N203
长度:133.35 mm内存密度:2147483648 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:8
功能数量:1端口数量:1
端子数量:240字数:268435456 words
字数代码:256000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:
组织:256MX8封装主体材料:UNSPECIFIED
封装代码:DIMM封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:30.35 mm
自我刷新:YES最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子形式:NO LEAD
端子位置:ZIG-ZAG处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:8.2 mm

HMP125F7EFR8C-Y5 数据手册

 浏览型号HMP125F7EFR8C-Y5的Datasheet PDF文件第2页浏览型号HMP125F7EFR8C-Y5的Datasheet PDF文件第3页浏览型号HMP125F7EFR8C-Y5的Datasheet PDF文件第4页浏览型号HMP125F7EFR8C-Y5的Datasheet PDF文件第5页浏览型号HMP125F7EFR8C-Y5的Datasheet PDF文件第6页浏览型号HMP125F7EFR8C-Y5的Datasheet PDF文件第7页 
240pin Fully Buffered DDR2 SDRAM DIMMs based on 1Gb E-ver.  
This Hynix’s Fully Buffered DIMM is a high-bandwidth & large capacity channel solution that has a narrow  
host interface. Hynix’s FB-DIMM features novel architecture including the Advanced Memory Buffer that  
isolates the DDR2 SDRAMs from the channel. This single component located in the front side center of  
each DIMM, acts as a repeater and buffer for all signals and commands which are exchanged between the  
host controller and the DDR2 SDRAMs including data in and output. The AMB communicates with the host  
controller and adjacent DIMMs on a system board using an industry standard Differential Point to Point  
Link Interface at 1.5V power.  
The AMB also allows buffering of memory traffic to support large memory capacities. All memory control  
for the DDR2 SDRAM devices resides in the host, including memory request initiation, timing, refresh,  
scrubbing, sparing, configuration access and power management. The AMB interface is responsible for  
handling channel and memory requests to and from the local FBDIMM and for forwarding request to other  
FBDIMMs on the memory channel.  
FEATURES  
240 pin Fully Buffered ECC Dual-In-Line DDR2 SDRAM Module  
JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power Supply  
All inputs and outputs are compatible with SSTL_1.8 interface  
Built with 1Gb DDR2 SDRAMs in 60ball FBGA  
Host interface and AMB component industry standard compliant  
MBIST, IBIST test functions  
8 Bank architecture  
OCD (Off-Chip Driver Impedance Adjustment)  
ODT (On-Die Termination)  
Fully differential clock operations (CK & CK)  
Programmable Burst Length 4 / 8 with both sequential and interleave mode  
Auto refresh and self refresh supported  
8192 refresh cycles / 64ms  
Serial presence detect with EEPROM  
133.35 x 30.35 mm form factor  
RoHS compliant  
Full DIMM Heat Spreader  
This document is a general product description and is subject to change without notice. Hynix Electronics does not  
assume any responsibility for use of circuits described. No patent licenses are implied.  
Rev. 0.2 / Sep. 2008  
1

与HMP125F7EFR8C-Y5相关器件

型号 品牌 获取价格 描述 数据表
HMP125F7EFR8C-Y5N3 HYNIX

获取价格

240pin Fully Buffered DDR2 SDRAM DIMMs
HMP125P7EFR4C-C4 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR4C-S5 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR4C-S6 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR4C-Y5 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR8C-C4 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR8C-S5 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR8C-S6 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125P7EFR8C-Y5 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP125S6EFR8C-C4 HYNIX

获取价格

200pin Unbuffered DDR2 SDRAM SO-DIMMs