Datasheet > GS88037CGT-200IVT

GS88037CGT-200IVT

更新时间： 2024-11-11 04:26:03

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
17页	274K
描述
Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS88037CGT-200IVT 数据手册

浏览型号GS88037CGT-200IVT的Datasheet PDF文件第2页

浏览型号GS88037CGT-200IVT的Datasheet PDF文件第3页

浏览型号GS88037CGT-200IVT的Datasheet PDF文件第4页

浏览型号GS88037CGT-200IVT的Datasheet PDF文件第5页

浏览型号GS88037CGT-200IVT的Datasheet PDF文件第6页

浏览型号GS88037CGT-200IVT的Datasheet PDF文件第7页

GS88037CT-xxxIV

250 MHz–200 MHz

256K x 36

9Mb Sync Burst SRAM

100-Pin TQFP

Industrial Temp

1.8 V or 2.5 V V

1.8 V or 2.5 V I/O

Burst mode, subsequent burst addresses are generated

Features

internally and are controlled by ADV. The burst address

counter may be configured to count in either linear or

interleave order with the Linear Burst Order (LBO) input. The

Burst function need not be used. New addresses can be loaded

on every cycle with no degradation of chip performance.

• Single Cycle Deselect (SCD) operation

• 1.8 V or 2.5 V +10%/–10% core power supply

• 1.8 V or 2.5 V I/O supply

• LBO pin for Linear or Interleaved Burst mode

• Internal input resistors on mode pins allow floating mode pins

• Default to Interleaved Pipeline mode

SCD Pipelined Reads

• Byte Write (BW) and/or Global Write (GW) operation

• Internal self-timed write cycle

• Automatic power-down for portable applications

• JEDEC-standard 100-lead TQFP package

• RoHS-compliant 100-lead TQFP package available

The GS88037CT-xxxIV is a SCD (Single Cycle Deselect)

pipelined synchronous SRAM. DCD (Dual Cycle Deselect)

versions are also available. SCD SRAMs pipeline deselect

commands one stage less than read commands. SCD RAMs

begin turning off their outputs immediately after the deselect

command has been captured in the input registers.

Functional Description

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable

(BW) input combined with one or more individual byte write

signals (Bx). In addition, Global Write (GW) is available for

writing all bytes at one time, regardless of the Byte Write

control inputs.

Applications

The GS88037CT-xxxIV is a 9,437,184-bit (8,388,608-bit for

x32 version) high performance synchronous SRAM with a

2-bit burst address counter. Although of a type originally

developed for Level 2 Cache applications supporting high

performance CPUs, the device now finds application in

synchronous SRAM applications, ranging from DSP main

store to networking chip set support.

Sleep Mode

Low power (Sleep mode) is attained through the assertion

(High) of the ZZ signal, or by stopping the clock (CK).

Memory data is retained during Sleep mode.

Controls

Addresses, data I/Os, chip enables (E1, E2, E3), address burst

control inputs (ADSP, ADSC, ADV), and write control inputs

(Bx, BW, GW) are synchronous and are controlled by a

positive-edge-triggered clock input (CK). Output enable (G)

and power down control (ZZ) are asynchronous inputs. Burst

cycles can be initiated with either ADSP or ADSC inputs. In

Core and Interface Voltages

The GS88037CT-xxxIV operates on a 1.8 V or 2.5 V power

supply. All input are 2.5 V and 1.8 V compatible. Separate

output power (V

) pins are used to decouple output noise

DDQ

from the internal circuits and are 2.5 V and 1.8 V compatible.

Parameter Synopsis

-250I

-200I

Unit

Pipeline

3-1-1-1

2.3

4.0

2.7

5.0

tCycle

Curr (x36)

245

215

Rev: 1.04 6/2012

1/17

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...17

中文翻译

下载PDF

与GS88037CGT-200IVT相关器件

型号	品牌	获取价格	描述	数据表
GS88037CGT-200V	GSI	获取价格	100 TQFP
GS88037CGT-250	GSI	获取价格	Cache SRAM, 256KX36, 2.3ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88037CGT-250I	GSI	获取价格	100 TQFP
GS88037CGT-250IT	GSI	获取价格	Cache SRAM, 256KX36, 2.3ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88037CGT-250IV	GSI	获取价格	Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88037CGT-250IVT	GSI	获取价格	Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88037CGT-250V	GSI	获取价格	Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88037CGT-250VT	GSI	获取价格	Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS88037CGT-300	GSI	获取价格	100 TQFP
GS88037CGT-300I	GSI	获取价格	100 TQFP

与GS88037CGT-200IVT相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

24
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

24
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

50
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

40

产品中心

服务支持

精选活动

关于我们

帮助中心

GS88037CGT-200IVT

GS88037CGT-200IVT 数据手册

与GS88037CGT-200IVT相关器件

与GS88037CGT-200IVT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS88037CGT-200IVT

GS88037CGT-200IVT 数据手册

与GS88037CGT-200IVT相关器件

与GS88037CGT-200IVT相关文章

您还可以找

您在本页遇到什么问题？