GM71V65163C
GM71VS65163CL
4,196,304 WORDS x 16 BIT
MOS DYNAMIC RAM
Description
Pin Configuration
50 SOJ / TSOP-II
The GM71V(S)65163C/CL is the new generation
dynamic RAM organized 4,196,304 words by 16
bits. The GM71V(S)65163C/CL utilizes advanced
CMOS Silicon Gate Process Technology as well as
advanced circuit techniques for wide operating
margins, both internally and to the system user.
System oriented features include single power supply
of 3.3V+/-10% tolerance, direct interfacing
capability with high performance logic families such
as Schottky TTL.
VCC
IO0
IO1
IO2
50 VSS
1
2
3
4
49
48
IO15
IO14
47 IO13
46
IO3
VCC
IO4
5
6
IO12
45
44
43
42
41
40
39
38
VSS
IO11
IO10
7
IO5
8
9
IO6
IO7
IO9
IO8
NC
The GM71V(S)65163C/CL offers Extended Data
Out(EDO) Mode as a high speed access mode.
10
11
12
NC
VCC
VSS
13
14
15
16
/WE
/LCAS
/UCAS
Features
/RAS
37
36
35
34
NC
NC
/OE
NC
NC
* 4,196,304 Words x 16 Bit
* Extended Data Out (EDO) Mode Capability
* Fast Access Time & Cycle Time
NC 17
NC
A0
A1
A2
A3
A4
18
19
20
21
22
23
33
32
NC
A11
(Unit: ns)
31
30
29
28
27
A10
A9
A8
A7
tRAC
tAA
tCAC
tRC
tHPC
90
20
25
50
60
25
30
13
15
GM71V(S)65163C/CL-5
GM71V(S)65163C/CL-6
A5 24
A6
110
26 VSS
VCC 25
*Power dissipation
- Active : 540mW/504mW(MAX)
(Top View)
- Standby : 1.8 mW ( CMOS level : MAX )
0.54mW ( L-Version : MAX)
*EDO page mode capability
*Access time : 50ns/60ns (max)
*Refresh cycles
- RAS only Refresh
4096 cycles/64 ms (GM71V65163C)
4096 cycles/128ms (GM71VS65163CL)(L_Version)
*CBR & Hidden Refresh
4096 cycles/64 ms (GM71V65163C)
4096 cycles/128 ms (GM71VS65163CL)( L-Version )
*4 variations of refresh
-RAS-only refresh
-CAS-before-RAS refresh
-Hidden refresh
-Self refresh (L-Version)
*Single Power Supply of 3.3V+/-10 % with a built-in VBB generator
*Battery Back Up Operation ( L-Version )
Rev 0.1 / Apr’01