5秒后页面跳转
EPF6016ATI100-1 PDF预览

EPF6016ATI100-1

更新时间: 2024-01-20 05:29:13
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
59页 1051K
描述
Loadable PLD, CMOS, PQFP100, TQFP-100

EPF6016ATI100-1 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LFQFP, QFP100,.63SQ,20
针数:100Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.65
其他特性:ALSO CONFIGURABLE WITH 5V VCC最大时钟频率:172 MHz
JESD-30 代码:S-PQFP-G100JESD-609代码:e0
长度:14 mm湿度敏感等级:3
专用输入次数:4I/O 线路数量:81
输入次数:81逻辑单元数量:1320
输出次数:81端子数量:100
组织:4 DEDICATED INPUTS, 81 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP100,.63SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):220
电源:2.5/3.3,3.3 V可编程逻辑类型:LOADABLE PLD
认证状态:Not Qualified座面最大高度:1.27 mm
子类别:Field Programmable Gate Arrays最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

EPF6016ATI100-1 数据手册

 浏览型号EPF6016ATI100-1的Datasheet PDF文件第1页浏览型号EPF6016ATI100-1的Datasheet PDF文件第3页浏览型号EPF6016ATI100-1的Datasheet PDF文件第4页浏览型号EPF6016ATI100-1的Datasheet PDF文件第5页浏览型号EPF6016ATI100-1的Datasheet PDF文件第6页浏览型号EPF6016ATI100-1的Datasheet PDF文件第7页 
FLEX 6000 Programmable Logic Device Family Data Sheet  
Powerful I/O pins  
...and More  
Features  
Individual tri-state output enable control for each pin  
Programmable output slew-rate control to reduce switching  
noise  
Fast path from register to I/O pin for fast clock-to-output time  
Flexible interconnect  
FastTrack® Interconnect continuous routing structure for fast,  
predictable interconnect delays  
Dedicated carry chain that implements arithmetic functions such  
as fast adders, counters, and comparators (automatically used by  
software tools and megafunctions)  
Dedicated cascade chain that implements high-speed, high-fan-  
in logic functions (automatically used by software tools and  
megafunctions)  
Tri-state emulation that implements internal tri-state networks  
Four low-skew global paths for clock, clear, preset, or logic  
signals  
Software design support and automatic place-and-route provided by  
Altera’s MAX+PLUS® II development system for Windows-based  
PCs and Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC  
System/6000 workstations, and the QuartusTM development system  
for Windows-based PCs and Sun SPARCstation and HP 9000  
Series 700 workstations  
Flexible package options  
Available in a variety of packages with 100 to 256 pins, including  
the innovative FineLine BGATM packages (see Table 2)  
SameFrameTM pin-compatibility (with other FLEX® 6000 devices)  
across device densities and pin counts  
Thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and  
ball-grid array (BGA) packages (see Table 2)  
Footprint- and pin-compatibility with other FLEX 6000 devices  
in the same package  
Additional design entry and simulation support provided by  
EDIF 2 0 0 and 3 0 0 netlist files, the library of parameterized modules  
(LPM), Verilog HDL, VHDL, DesignWare components, and other  
interfaces to popular EDA tools from manufacturers such as  
Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys,  
Synplicity, VeriBest, and Viewlogic  
2
Altera Corporation  

与EPF6016ATI100-1相关器件

型号 品牌 获取价格 描述 数据表
EPF6016ATI100-3 ALTERA

获取价格

Loadable PLD, CMOS, PQFP100, TQFP-100
EPF6016ATI100-3 INTEL

获取价格

Loadable PLD, CMOS, PQFP100, TQFP-100
EPF6016ATI144-1 INTEL

获取价格

Loadable PLD, CMOS, PQFP144, TQFP-144
EPF6016ATI144-2 ROCHESTER

获取价格

LOADABLE PLD, PQFP144, TQFP-144
EPF6016ATI144-3N ALTERA

获取价格

Programmable Logic Device Family
EPF6016BC256-2 ALTERA

获取价格

Loadable PLD, CMOS, PBGA256, BGA-256
EPF6016BI256-2 INTEL

获取价格

Loadable PLD, CMOS, PBGA256, BGA-256
EPF6016BI256-3 INTEL

获取价格

Loadable PLD, CMOS, PBGA256, BGA-256
EPF6016QC208-2N ALTERA

获取价格

Loadable PLD, PQFP208, PLASTIC, QFP-208
EPF6016QC208-3 ALTERA

获取价格

Loadable PLD, CMOS, PQFP208, PLASTIC, QFP-208