5秒后页面跳转
EPF6016TC144-3 PDF预览

EPF6016TC144-3

更新时间: 2024-02-09 06:46:49
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑器件输入元件LTE时钟
页数 文件大小 规格书
52页 405K
描述
Programmable Logic Device Family

EPF6016TC144-3 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:LFQFP, QFP144,.63SQ,20Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.05其他特性:CAN ALSO BE USED 16000 LOGIC GATES
最大时钟频率:133 MHzJESD-30 代码:S-PQFP-G144
JESD-609代码:e3长度:20 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:117输入次数:117
逻辑单元数量:1320输出次数:117
端子数量:144最高工作温度:85 °C
最低工作温度:组织:4 DEDICATED INPUTS, 117 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP144,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:3.3/5,5 V
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Field Programmable Gate Arrays
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:20 mm
Base Number Matches:1

EPF6016TC144-3 数据手册

 浏览型号EPF6016TC144-3的Datasheet PDF文件第2页浏览型号EPF6016TC144-3的Datasheet PDF文件第3页浏览型号EPF6016TC144-3的Datasheet PDF文件第4页浏览型号EPF6016TC144-3的Datasheet PDF文件第5页浏览型号EPF6016TC144-3的Datasheet PDF文件第6页浏览型号EPF6016TC144-3的Datasheet PDF文件第7页 
FLEX 6000  
Programmable Logic  
Device Family  
®
March 2001, ver. 4.1  
Data Sheet  
Provides an ideal low-cost, programmable alternative to high-  
volume gate array applications and allows fast design changes  
during prototyping or design testing  
Features...  
Product features  
Register-rich, look-up table- (LUT-) based architecture  
OptiFLEX® architecture that increases device area efficiency  
Typical gates ranging from 5,000 to 24,000 gates (see Table 1)  
Built-in low-skew clock distribution tree  
100% functional testing of all devices; test vectors or scan chains  
are not required  
System-level features  
In-circuit reconfigurability (ICR) via external configuration  
device or intelligent controller  
5.0-V devices are fully compliant with peripheral component  
interconnect Special Interest Group (PCI SIG) PCI Local Bus  
Specification, Revision 2.2  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming additional device logic  
MultiVoltTM I/O interface operation, allowing a device to bridge  
between systems operating at different voltages  
Low power consumption (typical specification less than 0.5 mA  
in standby mode)  
3.3-V devices support hot-socketing  
Table 1. FLEX 6000 Device Features  
Feature  
EPF6010A  
EPF6016  
EPF6016A  
EPF6024A  
Typical gates (1)  
10,000  
880  
16,000  
1,320  
204  
16,000  
1,320  
171  
24,000  
1,960  
218  
Logic elements (LEs)  
Maximum I/O pins  
Supply voltage (VCCINT  
102  
)
3.3 V  
5.0 V  
3.3 V  
3.3 V  
Note:  
(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 14,000 gates in addition to the listed typical gates.  
Altera Corporation  
1
A-DS-F6000-04.1  

EPF6016TC144-3 替代型号

型号 品牌 替代类型 描述 数据表
EPF6016TC144-2 ALTERA

完全替代

Loadable PLD, CMOS, PQFP144, TQFP-144
EPF6016TC144-2N ALTERA

完全替代

Programmable Logic Device Family

与EPF6016TC144-3相关器件

型号 品牌 获取价格 描述 数据表
EPF6016TC144-3N ALTERA

获取价格

Programmable Logic Device Family
EPF6016TI144-3 ALTERA

获取价格

Loadable PLD, CMOS, PQFP144, TQFP-144
EPF6024A ALTERA

获取价格

Programmable Logic Device Family
EPF6024ABC256-2N ALTERA

获取价格

Loadable PLD, PBGA256, BGA-256
EPF6024ABC256-3 ALTERA

获取价格

Loadable PLD, CMOS, PBGA256, BGA-256
EPF6024ABI256-1 INTEL

获取价格

Loadable PLD, CMOS, PBGA256, BGA-256
EPF6024ABI256-2 ROCHESTER

获取价格

LOADABLE PLD, PBGA256, BGA-256
EPF6024ABI256-2 ALTERA

获取价格

Loadable PLD, CMOS, PBGA256, BGA-256
EPF6024AFI256-1 INTEL

获取价格

Loadable PLD, CMOS, PBGA256, FINE LINE, BGA-256
EPF6024AFI256-3 INTEL

获取价格

Loadable PLD, CMOS, PBGA256, FINE LINE, BGA-256