5秒后页面跳转
EPF6016ATC100-2 PDF预览

EPF6016ATC100-2

更新时间: 2024-01-13 17:53:23
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑器件
页数 文件大小 规格书
52页 394K
描述
Programmable Logic Device Family

EPF6016ATC100-2 数据手册

 浏览型号EPF6016ATC100-2的Datasheet PDF文件第1页浏览型号EPF6016ATC100-2的Datasheet PDF文件第2页浏览型号EPF6016ATC100-2的Datasheet PDF文件第4页浏览型号EPF6016ATC100-2的Datasheet PDF文件第5页浏览型号EPF6016ATC100-2的Datasheet PDF文件第6页浏览型号EPF6016ATC100-2的Datasheet PDF文件第7页 
FLEX 6000 Programmable Logic Device Family Data Sheet  
The Altera® FLEX 6000 programmable logic device (PLD) family provides  
a low-cost alternative to high-volume gate array designs. FLEX 6000  
devices are based on the OptiFLEX architecture, which minimizes die size  
while maintaining high performance and routability. The devices have  
reconfigurable SRAM elements, which give designers the flexibility to  
quickly change their designs during prototyping and design testing.  
Designers can also change functionality during operation via in-circuit  
reconfiguration.  
General  
Description  
FLEX 6000 devices are reprogrammable, and they are 100%tested prior to  
shipment. As a result, designers are not required to generate test vectors  
for fault coverage purposes, allowing them to focus on simulation and  
design verification. In addition, the designer does not need to manage  
inventories of different gate array designs. FLEX 6000 devices are  
configured on the board for the specific functionality required.  
Table 3 shows FLEX 6000 performance for some common designs. All  
performance values shown were obtained using Synopsys DesignWare or  
LPM functions. Special design techniques are not required to implement  
the applications; the designer simply infers or instantiates a function in a  
Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or  
schematic design file.  
Table 3. FLEX 6000 Device Performance for Common Designs  
Application  
LEs Used  
Performance  
Units  
-1 Speed -2 Speed -3 Speed  
Grade  
Grade  
Grade  
16-bit loadable counter  
16  
16  
172  
172  
136  
12.1  
84  
153  
153  
123  
13.4  
67  
133  
133  
108  
16.6  
58  
MHz  
MHz  
MHz  
ns  
16-bit accumulator  
24-bit accumulator  
24  
16-to-1 multiplexer (pin-to-pin) (1)  
16 × 16 multiplier with a 4-stage pipeline  
10  
592  
MHz  
Note:  
(1) This performance value is measured as a pin-to-pin delay.  
Altera Corporation  
3

与EPF6016ATC100-2相关器件

型号 品牌 描述 获取价格 数据表
EPF6016ATC100-2N ALTERA Loadable PLD, PQFP100, TQFP-100

获取价格

EPF6016ATC100-3 ALTERA Loadable PLD, CMOS, PQFP100, TQFP-100

获取价格

EPF6016ATC100-3N ALTERA Loadable PLD, PQFP100, TQFP-100

获取价格

EPF6016ATC144-1 ALTERA Loadable PLD, CMOS, PQFP144, TQFP-144

获取价格

EPF6016ATC144-2N ALTERA Programmable Logic Device Family

获取价格

EPF6016ATC144-3 ALTERA Loadable PLD, CMOS, PQFP144, TQFP-144

获取价格