5秒后页面跳转
EPF6016ATC144-1 PDF预览

EPF6016ATC144-1

更新时间: 2024-02-15 07:20:13
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
52页 374K
描述
Loadable PLD, CMOS, PQFP144, TQFP-144

EPF6016ATC144-1 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:QFP
包装说明:LFQFP, QFP144,.63SQ,20针数:144
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:3.8
其他特性:CAN ALSO BE USED 16000 LOGIC GATES最大时钟频率:172 MHz
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
长度:20 mm湿度敏感等级:3
专用输入次数:4I/O 线路数量:117
输入次数:117逻辑单元数量:1320
输出次数:117端子数量:144
最高工作温度:85 °C最低工作温度:
组织:4 DEDICATED INPUTS, 117 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP144,.63SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):220
电源:2.5/3.3,3.3 V可编程逻辑类型:LOADABLE PLD
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Field Programmable Gate Arrays最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:20 mmBase Number Matches:1

EPF6016ATC144-1 数据手册

 浏览型号EPF6016ATC144-1的Datasheet PDF文件第2页浏览型号EPF6016ATC144-1的Datasheet PDF文件第3页浏览型号EPF6016ATC144-1的Datasheet PDF文件第4页浏览型号EPF6016ATC144-1的Datasheet PDF文件第5页浏览型号EPF6016ATC144-1的Datasheet PDF文件第6页浏览型号EPF6016ATC144-1的Datasheet PDF文件第7页 
FLEX 6000  
Programmable Logic  
Device Family  
®
March 2001, ver. 4.1  
Data Sheet  
Provides an ideal low-cost, programmable alternative to high-  
volume gate array applications and allows fast design changes  
during prototyping or design testing  
Features...  
Product features  
Register-rich, look-up table- (LUT-) based architecture  
OptiFLEX® architecture that increases device area efficiency  
Typical gates ranging from 5,000 to 24,000 gates (see Table 1)  
Built-in low-skew clock distribution tree  
100% functional testing of all devices; test vectors or scan chains  
are not required  
System-level features  
In-circuit reconfigurability (ICR) via external configuration  
device or intelligent controller  
5.0-V devices are fully compliant with peripheral component  
interconnect Special Interest Group (PCI SIG) PCI Local Bus  
Specification, Revision 2.2  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming additional device logic  
MultiVoltTM I/O interface operation, allowing a device to bridge  
between systems operating at different voltages  
Low power consumption (typical specification less than 0.5 mA  
in standby mode)  
3.3-V devices support hot-socketing  
Table 1. FLEX 6000 Device Features  
Feature  
EPF6010A  
EPF6016  
EPF6016A  
EPF6024A  
Typical gates (1)  
10,000  
880  
16,000  
1,320  
204  
16,000  
1,320  
171  
24,000  
1,960  
218  
Logic elements (LEs)  
Maximum I/O pins  
Supply voltage (VCCINT  
102  
)
3.3 V  
5.0 V  
3.3 V  
3.3 V  
Note:  
(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 14,000 gates in addition to the listed typical gates.  
Altera Corporation  
1
A-DS-F6000-04.1  
 
 

与EPF6016ATC144-1相关器件

型号 品牌 描述 获取价格 数据表
EPF6016ATC144-2N ALTERA Programmable Logic Device Family

获取价格

EPF6016ATC144-3 ALTERA Loadable PLD, CMOS, PQFP144, TQFP-144

获取价格

EPF6016ATI100-1 ALTERA Loadable PLD, CMOS, PQFP100, TQFP-100

获取价格

EPF6016ATI100-3 ALTERA Loadable PLD, CMOS, PQFP100, TQFP-100

获取价格

EPF6016ATI100-3 INTEL Loadable PLD, CMOS, PQFP100, TQFP-100

获取价格

EPF6016ATI144-1 INTEL Loadable PLD, CMOS, PQFP144, TQFP-144

获取价格