5秒后页面跳转
EP1K50TI144-2P PDF预览

EP1K50TI144-2P

更新时间: 2024-11-01 23:50:43
品牌 Logo 应用领域
其他 - ETC 现场可编程门阵列
页数 文件大小 规格书
86页 1180K
描述
Field Programmable Gate Array (FPGA)

EP1K50TI144-2P 数据手册

 浏览型号EP1K50TI144-2P的Datasheet PDF文件第2页浏览型号EP1K50TI144-2P的Datasheet PDF文件第3页浏览型号EP1K50TI144-2P的Datasheet PDF文件第4页浏览型号EP1K50TI144-2P的Datasheet PDF文件第5页浏览型号EP1K50TI144-2P的Datasheet PDF文件第6页浏览型号EP1K50TI144-2P的Datasheet PDF文件第7页 
ACEX 1K  
Programmable Logic Device Family  
®
June 2001, ver. 3.1  
Data Sheet  
 
Programmable logic devices (PLDs), providing low cost  
system-on-a-programmable-chip (SOPC) integration in a single  
device  
Features...  
Enhanced embedded array for implementing megafunctions  
such as efficient memory and specialized logic functions  
Dual-port capability with up to 16-bit width per embedded array  
block (EAB)  
Logic array for general logic functions  
 
 
High density  
10,000 to 100,000 typical gates (see Table 1)  
Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be  
used without reducing logic capacity)  
Cost-efficient programmable architecture for high-volume  
applications  
Cost-optimized process  
Low cost solution for high-performance communications  
applications  
 
System-level features  
MultiVoltTM I/ O pins can drive or be driven by 2.5-V, 3.3-V, or  
5.0-V devices  
Low power consumption  
Bidirectional I/ O performance (setup time [t ] and clock-to-  
SU  
output delay [t ]) up to 250 MHz  
CO  
Fully compliant with the peripheral component interconnect  
Special Interest Group (PCI SIG) PCI Local Bus Specification,  
Revision 2.2 for 3.3-V operation at 33 MHz or 66 MHz  
TM  
Table 1. ACEX 1K Device Features  
Feature  
EP1K10  
EP1K30  
EP1K50  
EP1K100  
Typical gates  
10,000  
56,000  
576  
30,000  
119,000  
1,728  
6
50,000  
199,000  
2,880  
10  
100,000  
257,000  
4,992  
12  
Maximum system gates  
Logic elements (LEs)  
EABs  
3
Total RAM bits  
12,288  
136  
24,576  
171  
40,960  
249  
49,152  
333  
Maximum user I/O pins  
Altera Corporation  
1
A-DS-ACEX-3.1  

与EP1K50TI144-2P相关器件

型号 品牌 获取价格 描述 数据表
EP1K50TI144-2X ETC

获取价格

Field Programmable Gate Array (FPGA)
EP1K50TI144-3F ETC

获取价格

Field Programmable Gate Array (FPGA)
EP1M120 ALTERA

获取价格

Programmable Logic Device Family
EP1M120F484C5N ALTERA

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484
EP1M120F484C6 ALTERA

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484
EP1M120F484C6N INTEL

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484
EP1M120F484C7 INTEL

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484
EP1M120F484C7AN INTEL

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484
EP1M120F484C8AN INTEL

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484
EP1M120F484I6 INTEL

获取价格

Loadable PLD, CMOS, PBGA484, FINE LINE, BGA-484