Datasheet > 存储 > DRAM> EBJ41HE4BDFA-DJ-F

EBJ41HE4BDFA-DJ-F

更新时间： 2024-11-25 12:50:23

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
19页	205K
描述
4GB Registered DDR3 SDRAM DIMM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EBJ41HE4BDFA-DJ-F 数据手册

浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第2页

浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第3页

浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第4页

浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第5页

浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第6页

DATA SHEET

4GB Registered DDR3 SDRAM DIMM

EBJ41HE4BDFA (512M words × 72 bits, 2 Ranks)

Specifications

Features

• Density: 4GB

• Organization

• Double-data-rate architecture; two data transfers per

clock cycle

• The high-speed data transfer is realized by the 8 bits

512M words × 72 bits, 2 ranks

prefetch pipelined architecture

• Mounting 36 pieces of 1G bits DDR3 SDRAM sealed

• Bi-directional differential data strobe (DQS and /DQS)

is transmitted/received with data for capturing data at

the receiver

in FBGA

• Package: 240-pin socket type dual in line memory

module (DIMM)

• DQS is edge-aligned with data for READs; center-

PCB height: 30.5mm (max.)

Lead pitch: 1.0mm

Lead-free (RoHS compliant) and Halogen-free

• Power supply: VDD = 1.5V ± 0.075V

• Data rate: 1333Mbps/1066Mbps (max.)

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

• Commands entered on each positive CK edge; data

and data mask referenced to both edges of DQS

• Eight internal banks for concurrent operation

(components)

• Posted /CAS by programmable additive latency for

better command and data bus efficiency

• Interface: SSTL_15

• On-Die-Termination (ODT) for better signal quality

Synchronous ODT

• Burst lengths (BL): 8 and 4 with Burst Chop (BC)

• /CAS Latency (CL): 6, 7, 8, 9

Dynamic ODT

• /CAS write latency (CWL): 5, 6, 7

Asynchronous ODT

• Precharge: auto precharge option for each burst

access

• Multi Purpose Register (MPR) for temperature read

out

• Refresh: auto-refresh, self-refresh

• Refresh cycles

• ZQ calibration for DQ drive and ODT

• Programmable Partial Array Self-Refresh (PASR)

Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• /RESET pin for Power-up sequence and reset

function

• Operating case temperature range

TC = 0°C to +95°C

• SRT range:

Normal/extended

• Programmable Output driver impedance control

• 1 piece of registering clock driver and 1 piece of

serial EEPROM (256 bytes EEPROM) for Presence

Detect (PD)

• Class B temperature sensor functionality with

EEPROM

Note: Warranty void if removed DIMM heat

spreader.

Document No. E1581E20 (Ver. 2.0)

Date Published January 2010 (K) Japan

Printed in Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2009-2010

12 3 4 5 6 7...19

中文翻译

下载PDF

与EBJ41HE4BDFA-DJ-F相关器件

型号	品牌	获取价格	描述	数据表
EBJ41HE4BDFD	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFD-AE-F	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFD-DJ-F	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFM	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFM-AE-F	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFM-DJ-F	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFP	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFP-AE-F	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HE4BDFP-DJ-F	ELPIDA	获取价格	4GB Registered DDR3 SDRAM DIMM
EBJ41HF4B1QA	ELPIDA	获取价格	4GB VLP Registered DDR3 SDRAM DIMM

与EBJ41HE4BDFA-DJ-F相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

EBJ41HE4BDFA-DJ-F

EBJ41HE4BDFA-DJ-F 数据手册

与EBJ41HE4BDFA-DJ-F相关器件

与EBJ41HE4BDFA-DJ-F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EBJ41HE4BDFA-DJ-F

EBJ41HE4BDFA-DJ-F 数据手册

与EBJ41HE4BDFA-DJ-F相关器件

与EBJ41HE4BDFA-DJ-F相关文章

您还可以找

您在本页遇到什么问题？