5秒后页面跳转
DM74LS175 PDF预览

DM74LS175

更新时间: 2024-09-15 23:00:43
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器
页数 文件大小 规格书
8页 177K
描述
Hex/Quad D Flip-Flops with Clear

DM74LS175 数据手册

 浏览型号DM74LS175的Datasheet PDF文件第2页浏览型号DM74LS175的Datasheet PDF文件第3页浏览型号DM74LS175的Datasheet PDF文件第4页浏览型号DM74LS175的Datasheet PDF文件第5页浏览型号DM74LS175的Datasheet PDF文件第6页浏览型号DM74LS175的Datasheet PDF文件第7页 
June 1989  
54LS174/DM54LS174/DM74LS174,  
54LS175/DM54LS175/DM74LS175  
Hex/Quad D Flip-Flops with Clear  
General Description  
Features  
Y
Y
Y
Y
Y
LS174 contains six flip-flops with single-rail outputs  
These positive-edge-triggered flip-flops utilize TTL circuitry  
to implement D-type flip-flop logic. All have a direct clear  
input, and the quad (175) versions feature complementary  
outputs from each flip-flop.  
LS175 contains four flip-flops with double-rail outputs  
Buffered clock and direct clear inputs  
Individual data input to each flip-flop  
Applications include:  
Buffer/storage registers  
Shift registers  
Pattern generators  
Information at the D inputs meeting the setup time require-  
ments is transferred to the Q outputs on the positive-going  
edge of the clock pulse. Clock triggering occurs at a particu-  
lar voltage level and is not directly related to the transition  
time of the positive-going pulse. When the clock input is at  
either the high or low level, the D input signal has no effect  
at the output.  
Y
Y
Y
Typical clock frequency 40 MHz  
Typical power dissipation per flip-flop 14 mW  
Alternate  
Military/Aerospace  
device  
(54LS174,  
54LS175) is available. Contact a National Semiconduc-  
tor Sales Office/Distributor for specifications.  
Connection Diagrams  
Dual-In-Line Package  
Dual-In-Line Package  
TL/F/6404–1  
Order Number 54LS174DMQB, 54LS174FMQB,  
54LS174LMQB, DM54LS174J,  
TL/F/6404–2  
Order Number 54LS175DMQB, 54LS175FMQB,  
54LS175LMQB, DM54LS175J  
DM54LS174W, DM74LS174M or DM74LS174N  
See NS Package Number E20A, J16A,  
M16A, N16E or W16A  
DM54LS175W, DM74LS175M or DM74LS175N  
See NS Package Number E20A, J16A,  
M16A, N16E or W16A  
Function Table (Each Flip-Flop)  
e
H
L
High Level (steady state)  
Low Level (steady state)  
Don’t Care  
Inputs  
Clock  
Outputs  
e
e
²
Q
Clear  
D
Q
X
e
Transition from low to high level  
u
0
L
H
H
H
X
u
u
L
X
H
L
L
H
L
H
e
Q
The level of Q before the indicated steady-state input conditions were  
established.  
L
H
e
²
LS175 only  
X
Q
Q
0
0
C
1995 National Semiconductor Corporation  
TL/F/6404  
RRD-B30M105/Printed in U. S. A.  

与DM74LS175相关器件

型号 品牌 获取价格 描述 数据表
DM74LS175J NSC

获取价格

暂无描述
DM74LS175J/A+ ETC

获取价格

Quad D-Type Flip-Flop
DM74LS175M FAIRCHILD

获取价格

Hex/Quad D-Type Flip-Flops with Clear
DM74LS175M NSC

获取价格

Hex/Quad D Flip-Flops with Clear
DM74LS175MX FAIRCHILD

获取价格

Quad D-Type Flip-Flop
DM74LS175N FAIRCHILD

获取价格

Hex/Quad D-Type Flip-Flops with Clear
DM74LS175N NSC

获取价格

Hex/Quad D Flip-Flops with Clear
DM74LS175N/A+ ETC

获取价格

Quad D-Type Flip-Flop
DM74LS175N/B+ ETC

获取价格

Quad D-Type Flip-Flop
DM74LS175SJ FAIRCHILD

获取价格

Hex/Quad D-Type Flip-Flops with Clear