5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> DM74LS165N
DM74LS165N PDF预览

DM74LS165N

更新时间： 2024-09-09 23:00:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器
页数 文件大小 规格书
6页 76K
描述
8-Bit Parallel In/Serial Output Shift Registers

阅读下载

中文翻译

获取价格

DM74LS165N 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP16,.3
针数：16Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.16
其他特性：CLOCK INHIBIT计数方向：RIGHT
系列：LSJESD-30 代码：R-PDIP-T16
JESD-609代码：e0长度：19.305 mm
逻辑集成电路类型：PARALLEL IN SERIAL OUT最大频率@ Nom-Sup：20000000 Hz
位数：8功能数量：1
端子数量：16最高工作温度：70 °C
最低工作温度：输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP16,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V传播延迟（tpd）：47 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：Shift Registers最大供电电压 (Vsup)：5.25 V
最小供电电压 (Vsup)：4.75 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：TTL
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：7.62 mm
最小 fmax：25 MHzBase Number Matches：1

DM74LS165N 数据手册

 浏览型号DM74LS165N的Datasheet PDF文件第2页浏览型号DM74LS165N的Datasheet PDF文件第3页浏览型号DM74LS165N的Datasheet PDF文件第4页浏览型号DM74LS165N的Datasheet PDF文件第5页浏览型号DM74LS165N的Datasheet PDF文件第6页 
August 1986  
Revised March 2000  
DM74LS165  
8-Bit Parallel In/Serial Output Shift Registers  
General Description  
Features  
■ Complementary outputs  
■ Direct overriding (data) inputs  
■ Gated clock inputs  
This device is an 8-bit serial shift register which shifts data  
in the direction of QA toward QH when clocked. Parallel-in  
access is made available by eight individual direct data  
inputs, which are enabled by a low level at the shift/load  
input. These registers also feature gated clock inputs and  
complementary outputs from the eighth bit.  
■ Parallel-to-serial data conversion  
■ Typical frequency 35 MHz  
■ Typical power dissipation 105 mW  
Clocking is accomplished through a 2-input NOR gate, per-  
mitting one input to be used as a clock-inhibit function.  
Holding either of the clock inputs HIGH inhibits clocking,  
and holding either clock input LOW with the load input  
HIGH enables the other clock input. The clock-inhibit input  
should be changed to the high level only while the clock  
input is HIGH. Parallel loading is inhibited as long as the  
load input is HIGH. Data at the parallel inputs are loaded  
directly into the register on a HIGH-to-LOW transition of the  
shift/load input, regardless of the logic levels on the clock,  
clock inhibit, or serial inputs.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS165M  
DM74LS165WM  
DM74LS165N  
M16A  
M16B  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Internal  
Shift/ Clock Clock Serial Parallel Outputs Output  
QA QB  
QH  
Load Inhibit  
A...H  
a...h  
X
L
H
H
H
H
X
L
X
L
↑
X
X
H
L
a
b
h
QA0 QB0 QH0  
L
X
H
L
QAn QGn  
QAn QGn  
L
↑
X
H
X
X
X
QA0 QB0 QH0  
H = HIGH Level (steady state)  
L = LOW Level (steady state)  
X = Don't Care (any input, including transitions)  
↑ = Transition from LOW-to-HIGH level  
a...h = The level of steady-state input at inputs A through H, respectively.  
Q
Q
, Q , Q = The level of Q , Q , or Q , respectively, before the  
B0 H0 A B H  
A0  
indicated steady-state input conditions were established.  
, Q = The level of Q or Q , respectively, before the most recent  
An  
Gn  
A
G
↑ transition of the clock.  
© 2000 Fairchild Semiconductor Corporation  
DS006399  
www.fairchildsemi.com  
123456

中文翻译

下载PDF

DM74LS165N 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS165ANE4 TI

类似代替

 PARALLEL-LOAD-8-BIT SHIFT REGISTERS
SN74LS165AN TI

类似代替

 PARALLEL-LOAD 8-BIT SHIFT REGISTERS
SNJ54LS165AJ TI

类似代替

 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

与DM74LS165N相关器件

型号 品牌 获取价格 描述 数据表
DM74LS165N/A+ NSC

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,PLASTIC
DM74LS165N/A+ TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,PLASTIC
DM74LS165N/B+ NSC

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,PLASTIC
DM74LS165N/B+ TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,PLASTIC
DM74LS165WM FAIRCHILD

获取价格

 		8-Bit Parallel In/Serial Output Shift Registers
DM74LS165WM NSC

获取价格

 		8-Bit Parallel In/Serial Output Shift Registers
DM74LS165WMX FAIRCHILD

获取价格

 		Parallel In Serial Out, LS Series, 8-Bit, Right Direction, Complementary Output, TTL, PDSO
DM74LS166 FAIRCHILD

获取价格

 		8-Bit Parallel-In/Serial-Out Shift Register
DM74LS166J TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,CERAMIC
DM74LS166M FAIRCHILD

获取价格

 		8-Bit Parallel-In/Serial-Out Shift Register

与DM74LS165N相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证