5秒后页面跳转
DM74LS166MX PDF预览

DM74LS166MX

更新时间: 2024-09-14 13:07:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器
页数 文件大小 规格书
6页 81K
描述
暂无描述

DM74LS166MX 数据手册

 浏览型号DM74LS166MX的Datasheet PDF文件第2页浏览型号DM74LS166MX的Datasheet PDF文件第3页浏览型号DM74LS166MX的Datasheet PDF文件第4页浏览型号DM74LS166MX的Datasheet PDF文件第5页浏览型号DM74LS166MX的Datasheet PDF文件第6页 
August 1986  
Revised March 2000  
DM74LS166  
8-Bit Parallel-In/Serial-Out Shift Register  
Clocking is accomplished on the LOW-to-HIGH level edge  
of the clock pulse through a two-input NOR gate, permitting  
one input to be used as a clock-enable or clock-inhibit func-  
tion. Holding either of the clock inputs HIGH inhibits clock-  
ing; holding either LOW enables the other clock input. This  
allows the system clock to be free running, and the register  
can be stopped on command with the other clock input.  
The clock-inhibit input should be changed to the high level  
only while the clock input is HIGH. A buffered, direct clear  
input overrides all other inputs, including the clock, and  
sets all flip-flops to zero.  
General Description  
These parallel-in or serial-in, serial-out shift registers fea-  
ture gated clock inputs and an overriding clear input. All  
inputs are buffered to lower the drive requirements to one  
normalized load, and input clamping diodes minimize  
switching transients to simplify system design. The load  
mode is established by the shift/load input. When HIGH,  
this input enables the serial data input and couples the  
eight flip-flops for serial shifting with each clock pulse.  
When LOW, the parallel (broadside) data inputs are  
enabled and synchronous loading occurs on the next clock  
pulse. During parallel loading, serial data flow is inhibited.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS166M  
DM74LS166WM  
DM74LS166N  
M16A  
M16B  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
© 2000 Fairchild Semiconductor Corporation  
DS006400  
www.fairchildsemi.com  

DM74LS166MX 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS166ADRE4 TI

功能相似

PARALLEL-LOAD 8-BIT SHIFT REGISTERS
SN74LS166ADE4 TI

功能相似

PARALLEL-LOAD 8-BIT SHIFT REGISTERS
SN74LS166AD TI

功能相似

PARALLEL-LOAD 8-BIT SHIFT REGISTERS

与DM74LS166MX相关器件

型号 品牌 获取价格 描述 数据表
DM74LS166N FAIRCHILD

获取价格

8-Bit Parallel-In/Serial-Out Shift Register
DM74LS166N TI

获取价格

LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLASTIC
DM74LS166N/A+ TI

获取价格

IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,PLASTIC
DM74LS166N/B+ TI

获取价格

IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,PLASTIC
DM74LS166WM FAIRCHILD

获取价格

8-Bit Parallel-In/Serial-Out Shift Register
DM74LS166WM TI

获取价格

LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
DM74LS166WMX TI

获取价格

LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, 0.300 I
DM74LS168AJ/A+ ETC

获取价格

Synchronous Up/Down Counter
DM74LS168AN/A+ ETC

获取价格

Synchronous Up/Down Counter
DM74LS168AN/B+ ETC

获取价格

Synchronous Up/Down Counter