5秒后页面跳转
DM7473 PDF预览

DM7473

更新时间: 2024-11-12 22:54:35
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
3页 43K
描述
Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

DM7473 数据手册

 浏览型号DM7473的Datasheet PDF文件第2页浏览型号DM7473的Datasheet PDF文件第3页 
September 1986  
Revised February 2000  
DM7473  
Dual Master-Slave J-K Flip-Flops  
with Clear and Complementary Outputs  
negative transition of the clock, the data from the master is  
transferred to the slave. The logic states of the J and K  
inputs must not be allowed to change while the clock is  
HIGH. Data transfers to the outputs on the falling edge of  
the clock pulse. A LOW logic level on the clear input will  
reset the outputs regardless of the logic states of the other  
inputs.  
General Description  
This device contains two independent positive pulse trig-  
gered J-K flip-flops with complementary outputs. The J and  
K data is processed by the flip-flops after a complete clock  
pulse. While the clock is LOW the slave is isolated from the  
master. On the positive transition of the clock, the data  
from the J and K inputs is transferred to the master. While  
the clock is HIGH the J and K inputs are disabled. On the  
Ordering Code:  
Order Number Package Number  
Package Description  
DM7473N  
N14A  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Connection Diagram  
Function Table  
Inputs  
CLK  
Outputs  
CLR  
L
J
X
L
K
X
L
Q
L
Q
H
X
H
Q0  
H
Q0  
L
H
H
L
L
H
H
H
L
H
H
H
Toggle  
H = HIGH Logic Level  
L = LOW Logic Level  
X = Either LOW or HIGH Logic Level  
= Positive pulse data. the J and K inputs must be held constant while  
the clock is HIGH. Data is transferred to the outputs on the falling  
edge of the clock pulse.  
Q
= The output logic level before the indicated input conditions were  
0
established.  
Toggle = Each output changes to the complement of its previous level on  
each HIGH level clock pulse.  
© 2000 Fairchild Semiconductor Corporation  
DS006525  
www.fairchildsemi.com  

与DM7473相关器件

型号 品牌 获取价格 描述 数据表
DM7473CW FAIRCHILD

获取价格

J-K Flip-Flop, 74 Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, WA
DM7473J/A+ ETC

获取价格

J-K-Type Flip-Flop
DM7473N FAIRCHILD

获取价格

Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM7473N/A+ ETC

获取价格

J-K-Type Flip-Flop
DM7473N/B+ ETC

获取价格

J-K-Type Flip-Flop
DM7474 FAIRCHILD

获取价格

Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Output
DM7474J ETC

获取价格

Dual D-Type Flip-Flop
DM7474J/A+ ETC

获取价格

Dual D-Type Flip-Flop
DM7474M FAIRCHILD

获取价格

Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Output
DM7474M NSC

获取价格

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs