是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
零件包装代码: | DFP | 包装说明: | DFP, FL14,.3 |
针数: | 14 | Reach Compliance Code: | compliant |
HTS代码: | 8542.39.00.01 | 风险等级: | 5.27 |
系列: | LS | JESD-30 代码: | R-GDFP-F14 |
JESD-609代码: | e0 | 逻辑集成电路类型: | AND GATE |
最大I(ol): | 0.004 A | 功能数量: | 4 |
输入次数: | 2 | 端子数量: | 14 |
最高工作温度: | 125 °C | 最低工作温度: | -55 °C |
输出特性: | OPEN-COLLECTOR | 封装主体材料: | CERAMIC, GLASS-SEALED |
封装代码: | DFP | 封装等效代码: | FL14,.3 |
封装形状: | RECTANGULAR | 封装形式: | FLATPACK |
电源: | 5 V | 最大电源电流(ICC): | 8.8 mA |
Prop。Delay @ Nom-Sup: | 45 ns | 传播延迟(tpd): | 27 ns |
认证状态: | Not Qualified | 施密特触发器: | NO |
座面最大高度: | 2.032 mm | 子类别: | Gates |
最大供电电压 (Vsup): | 5.5 V | 最小供电电压 (Vsup): | 4.5 V |
标称供电电压 (Vsup): | 5 V | 表面贴装: | YES |
技术: | TTL | 温度等级: | MILITARY |
端子面层: | Tin/Lead (Sn/Pb) | 端子形式: | FLAT |
端子节距: | 1.27 mm | 端子位置: | DUAL |
宽度: | 6.2865 mm | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
DM54LS09W/883 | TI |
获取价格 |
LS SERIES, QUAD 2-INPUT AND GATE, CDFP14, CERAMIC, FP-14 | |
DM54LS09W/883 | ROCHESTER |
获取价格 |
AND Gate, LS Series, 4-Func, 2-Input, TTL, CDFP14, CERAMIC, FP-14 | |
DM54LS09W/883B | NSC |
获取价格 |
IC,LOGIC GATE,QUAD 2-INPUT AND,LS-TTL,FP,14PIN,CERAMIC | |
DM54LS10 | NSC |
获取价格 |
Triple 3-Input NAND Gates | |
DM54LS107A | NSC |
获取价格 |
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Out | |
DM54LS107AJ | NSC |
获取价格 |
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Out | |
DM54LS107AJ/883 | ETC |
获取价格 |
J-K-Type Flip-Flop | |
DM54LS107AJ/883B | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,LS-TTL,DIP,14PIN,CERAMIC | |
DM54LS107AW | NSC |
获取价格 |
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Out | |
DM54LS107AW/883 | ETC |
获取价格 |
J-K-Type Flip-Flop |