PSoC® Mixed-Signal Array
Final Data Sheet
CY8C24094, CY8C24794,
CY8C24894, and CY8C24994
Features
■
CY8C24894 includes an XRES pin to support In-System Serial Programming (ISSP) and external reset control
■
Powerful Harvard Architecture Processor
■
■
Full-Speed USB (12 Mbps)
■
Precision, Programmable Clocking
❐
❐
❐
❐
❐
❐
M8C Processor Speeds to 24 MHz
Two 8x8 Multiply, 32-Bit Accumulate
Low Power at High Speed
3.0 to 5.25V Operating Voltage
Industrial Temperature Range: -40°C to +85°C
USB Temperature Range: -10°C to +85°C
❐
❐
❐
❐
❐
Four Uni-Directional Endpoints
One Bi-Directional Control Endpoint
USB 2.0 Compliant
Dedicated 256 Byte Buffer
No External Crystal Required
❐
❐
❐
Internal ±4% 24/48 MHz Oscillator
Internal Oscillator for Watchdog and Sleep
.25% Accuracy for USB with no External
Components
■
Additional System Resources
2
Flexible On-Chip Memory
❐
I C™ Slave, Master, and Multi-Master to
400 kHz
■
Advanced Peripherals (PSoC Blocks)
❐
16K Flash Program Storage 50,000 Erase/
Write Cycles
❐
6 Rail-to-Rail Analog PSoC Blocks Provide:
❐
❐
❐
❐
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
❐
❐
❐
❐
❐
1K SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
- Up to 14-Bit ADCs
- Up to 9-Bit DACs
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
4 Digital PSoC Blocks Provide:
■
Complete Development Tools
❐
❐
Free Development Software
(PSoC Designer™)
■
Programmable Pin Configurations
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART
❐
❐
25 mA Sink on all GPIO
❐
Full-Featured, In-Circuit Emulator and
Programmer
Pull up, Pull down, High Z, Strong, or Open
Drain Drive Modes on all GPIO
Up to 48 Analog Inputs on GPIO
Two 33 mA Analog Outputs on GPIO
Configurable Interrupt on all GPIO
❐
❐
❐
Full Speed Emulation
Complex Breakpoint Structure
128K Bytes Trace Memory
- Multiple SPI™ Masters or Slaves
- Connectable to all GPIO Pins
Complex Peripherals by Combining Blocks
❐
❐
❐
❐
❐
Capacitive Sensing Application Capability
Analog
Drivers
PSoC® Functional Overview
Port 5 Port 4 Port 3 Port 2 Port 1 Port 0
Port 7
The PSoC® family consists of many Mixed-Signal Array with
On-Chip Controller devices. All PSoC family devices are
designed to replace traditional MCUs, system ICs, and the
numerous discrete components that surround them. The PSoC
CY8C24x94 devices are unique members of the PSoC family
because it includes a full-featured, full-speed (12 Mbps) USB
port. Configurable analog, digital, and interconnect circuitry
enable a high level of integration in a host of industrial, con-
sumer, and communication applications.
Global Digital Interconnect
Global Analog Interconnect
PSoC CORE
SRAM
1K
SROM
Flash 16K
Sleep and
Watchdog
CPUCore(M8C)
Interrupt
Controller
This architecture allows the user to create customized periph-
eral configurations that match the requirements of each individ-
ual application. Additionally, a fast CPU, Flash program
memory, SRAM data memory, and configurable IO are included
in a range of convenient pinouts and packages.
ClockSources
(IncludesIMOandILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog
Ref.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: PSoC Core, Digital System, Analog System,
and System Resources including a full-speed USB port. Config-
urable global busing allows all the device resources to be com-
bined into a complete custom system. The PSoC CY8C24x94
devices can have up to seven IO ports that connect to the glo-
bal digital and analog interconnects, providing access to 4 digi-
tal blocks and 6 analog blocks.
Digital
Block
Array
Analog
Block
Array
Internal
Voltage USB
Ref.
Analog
Input
Muxing
Digital
Clocks MACs Type 2
2
Decimator
POR and LVD
System Resets
I2C
SYSTEM RESOURCES
February 15, 2007
© Cypress Semiconductor 2004-2007 — Document No. 38-12018 Rev. *J
1
[+] Feedback