PSoC™ Mixed Signal Array
Final Data Sheet
CY8C24123, CY8C24223, and CY8C24423
Features
■
Powerful Harvard Architecture Processor
■
■
Precision, Programmable Clocking
■
Additional System Resources
❐
I2C Slave, Master, and Multi-Master to
❐
❐
❐
❐
❐
M8C Processor Speeds to 24 MHz
8x8 Multiply, 32-Bit Accumulate
Low Power at High Speed
3.0 to 5.25 V Operating Voltage
Operating Voltages Down to 1.0V Using On-
Chip Switch Mode Pump (SMP)
❐
❐
Internal ±2.5% 24/48 MHz Oscillator
High-Accuracy 24 MHz with Optional 32 kHz
Crystal and PLL
400 kHz
❐
❐
❐
❐
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
❐
❐
Optional External Oscillator, up to 24 MHz
Internal Oscillator for Watchdog and Sleep
On-Chip Precision Voltage Reference
Flexible On-Chip Memory
❐
Industrial Temperature Range: -40°C to +85°C
❐
4K Bytes Flash Program Storage 50,000
Erase/Write Cycles
■
Complete Development Tools
■
Advanced Peripherals (PSoC Blocks)
❐
Free Development Software
(PSoC™ Designer)
❐
❐
❐
❐
❐
256 Bytes SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
❐
6 Rail-to-Rail Analog PSoC Blocks Provide:
- Up to 14-Bit ADCs
- Up to 8-Bit DACs
❐
Full-Featured, In-Circuit Emulator and
Programmer
❐
❐
❐
Full Speed Emulation
Complex Breakpoint Structure
128K Bytes Trace Memory
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
4 Digital PSoC Blocks Provide:
❐
■
Programmable Pin Configurations
❐
❐
25 mA Sink on all GPIO
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART
- Multiple SPI Masters or Slaves
- Connectable to all GPIO Pins
Pull up, Pull down, High Z, Strong, or Open
Drain Drive Modes on all GPIO
Up to 10 Analog Inputs on GPIO
Two 30 mA Analog Outputs on GPIO
Configurable Interrupt on all GPIO
❐
❐
❐
❐
Complex Peripherals by Combining Blocks
Analog
Drivers
PSoC™ Functional Overview
Port 2 Port 1 Port 0
PSoC CORE
The PSoC™ family consists of many Mixed Signal Array with
On-Chip Controller devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable device. PSoC
devices include configurable blocks of analog and digital logic,
as well as programmable interconnects. This architecture
allows the user to create customized peripheral configurations
that match the requirements of each individual application.
Additionally, a fast CPU, Flash program memory, SRAM data
memory, and configurable IO are included in a range of conve-
nient pinouts and packages.
System Bus
Global Digital Interconnect
SRAM
Global Analog Interconnect
Flash 4K
SROM
256 Bytes
Sleep and
Watchdog
CPU Core (M8C)
Interrupt
Controller
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: PSoC Core, Digital System, Analog System,
and System Resources. Configurable global busing allows all
the device resources to be combined into a complete custom
system. The PSoC CY8C24x23 family can have up to three IO
ports that connect to the global digital and analog interconnects,
providing access to 4 digital blocks and 6 analog blocks.
DIGITAL SYSTEM
ANALOG SYSTEM
Analog
Ref
Analog
Block
Array
Digital
Block Array
(1 Rows,
4 Blocks)
(2 Columns,
6 Blocks)
Analog
Input
Muxing
The PSoC Core
The PSoC Core is a powerful engine that supports a rich fea-
ture set. The core includes a CPU, memory, clocks, and config-
urable GPIO (General Purpose IO).
POR and LVD Internal
Voltage
Switch
Mode
Pump
Digital
Clocks Accum.
Multiply
I2C
Decimator
System Resets
Ref.
The M8C CPU core is a powerful processor with speeds up to
24 MHz, providing a four MIPS 8-bit Harvard architecture micro-
SYSTEM RESOURCES
June 2004
© Cypress MicroSystems, Inc. 2004 — Document No. 38-12011 Rev. *F
1
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
