5秒后页面跳转
CY7C924DX-AC PDF预览

CY7C924DX-AC

更新时间: 2024-01-27 11:50:00
品牌 Logo 应用领域
其他 - ETC 光纤电信集成电路异步传输模式ATM
页数 文件大小 规格书
58页 1135K
描述
Fiber-Optic Transceiver

CY7C924DX-AC 数据手册

 浏览型号CY7C924DX-AC的Datasheet PDF文件第2页浏览型号CY7C924DX-AC的Datasheet PDF文件第3页浏览型号CY7C924DX-AC的Datasheet PDF文件第4页浏览型号CY7C924DX-AC的Datasheet PDF文件第5页浏览型号CY7C924DX-AC的Datasheet PDF文件第6页浏览型号CY7C924DX-AC的Datasheet PDF文件第7页 
CY7C924DX  
200-MBaud HOTLink® Transceiver  
The transmit section of the CY7C924DX HOTLink can be con-  
figured to accept either 8- or 10-bit data characters on each  
clock cycle, and stores the parallel data into an internal Trans-  
mit FIFO. Data is read from the Transmit FIFO and is encoded  
using an embedded 8B/10B encoder to improve its serial  
transmission characteristics. These encoded characters are  
then serialized and output from two Positive ECL (PECL) com-  
patible differential transmission line drivers at a bit-rate of 10  
times the input reference clock.  
Features  
• Second-generation HOTLink® technology  
• Fibre Channel and ESCON® compliant 8B/10B  
encoder/decoder  
• 10- or 12-bit pre-encoded data path (raw mode)  
• 8- or 10-bit encoded data transport (using 8B/10B  
coding)  
• Parity check/generate  
The receive section of the CY7C924DX HOTLink accepts a  
serial bit-stream from one of two PECL-compatible differential  
line receivers and, using a completely integrated PLL Clock  
Synchronizer, recovers the timing information necessary for  
data reconstruction. The recovered bit stream is deserialized  
and framed into characters, 8B/10B decoded, and checked for  
transmission errors. Recovered decoded characters are re-  
constructed into either 8- or 10-bit data characters, written to  
an internal Receive FIFO, and presented to the destination  
host system.  
• Synchronous or asynchronous TTL parallel interface  
• UTOPIA compatible host bus interface  
• Embedded/Bypassable 256-character synchronous  
FIFOs  
• Integrated support for daisy-chain and ring topologies  
• Domain or individual destination device addressing  
• 50- to 200-MBaud serial signaling rate  
• Internal PLLs with no external PLL components  
• Dual differential PECL serial inputs  
The integrated 8B/10B encoder/decoder may be bypassed for  
systems that present externally encoded or scrambled data at  
the parallel interface. The embedded FIFOs may also be by-  
passed to create a reference-locked serial transmission link.  
For those systems requiring even greater FIFO storage capa-  
bility, external FIFOs may be directly coupled to the  
CY7C924DX device through the parallel interface without ad-  
ditional glue-logic.  
• Dual differential PECL serial outputs  
• Compatible with fiber-optic modules and copper cables  
• Built-In Self-Test (BIST) for link testing  
• Link Quality Indicator  
Single +5.0V 10% supply  
±
• 100-pin TQFP  
0.35 CMOS technology  
µ
The TTL parallel I/O interface may be configured as either a  
FIFO (configurable for UTOPIA emulation or for depth expan-  
sion through external FIFOs) or as a pipeline register extender.  
The FIFO configurations are optimized for transport of time-  
independent (asynchronous) 8- or 10-bit character-oriented  
data across a link. A Built-In Self-Test (BIST) pattern generator  
and checker permits at-speed testing of the high-speed serial  
data paths in both the transmit and receive sections, and  
across the interconnecting links.  
Functional Description  
The 200-MBaud CY7C924DX HOTLink Transceiver is a point-  
to-point communications building block allowing the transfer of  
data over high-speed serial links (optical fiber, balanced, and  
unbalanced copper transmission lines) at speeds ranging be-  
tween 50 and 200 MBaud. The transmit section accepts par-  
allel data of selectable width and converts it to serial data,  
while the receiver section accepts serial data and converts it  
to parallel data of selectable width. Figure 1 illustrates typical  
connections between two independent host systems and cor-  
responding CY7C924DX parts. As a second generation  
HOTLink device, the CY7C924DX provides enhanced levels of  
technology, functionality, and integration over the field-proven  
CY7B923/933 HOTLink.  
HOTLink devices are ideal for a variety of applications where  
parallel interfaces can be replaced with high-speed, point-to-  
point serial links. Some applications include interconnecting  
workstations, backplanes, servers, mass storage, and video  
transmission equipment.  
Transmit  
Data  
Data  
Receive  
Serial Link  
Control  
Control  
Status  
CY7C924DX  
CY7C924DX  
Status  
Serial Link  
Data  
Transmit  
Receive  
Data  
Figure 1. HOTLink System Connections  
HOTLink is a registered trademark of Cypress Semiconductor Corporation.  
ESCON and IBM are registered trademarks of International Business Machines.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
June 14, 2000  

与CY7C924DX-AC相关器件

型号 品牌 获取价格 描述 数据表
CY7C924DX-AI ETC

获取价格

Fiber-Optic Transceiver
CY7C9335 CYPRESS

获取价格

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
CY7C9335_02 CYPRESS

获取价格

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
CY7C9335-270AC CYPRESS

获取价格

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
CY7C9335-27AC ETC

获取价格

SMPTE
CY7C9335-27JC ETC

获取价格

SMPTE
CY7C9335-400AC CYPRESS

获取价格

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
CY7C9335-40AC ETC

获取价格

SMPTE
CY7C9335-40JC ETC

获取价格

SMPTE
CY7C9335A CYPRESS

获取价格

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller