Datasheet > 微控制器和处理器 > 串行 IO/通信控制器> CY7C53120E4-40SI

CY7C53120E4-40SI

更新时间： 2024-11-20 22:07:19

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
12页	230K
描述
Neuron?? Chip Network Processor

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C53120E4-40SI 数据手册

CY7C53150

CY7C53120

Neuron^®Chip Network Processor

Features

Functional Description

• Three eight-bit pipelined processors for concurrent

processing of application code and network traffic

• 11-pin I/O port programmablein 34 modes for fast appli-

cation program development

• Two 16-bit timer/counters for measuring and gener-

ating I/O device waveforms

• Five-pin communication port that supports direct

connect and network transceiver interfaces

• Programmable pull-ups on IO4–IO7 and 20-mA sink

current on IO0–IO3

• Unique 48-bit ID number in every device to facilitate

network installation and management

The CY7C531x0 Neuron chip implements a node for

LonWorks distributed intelligent control networks. It incorpo-

rates, on a single chip, the necessary communication and

control functions, both in hardware and firmware, that facilitate

the design of a LonWorks node.

The CY7C531x0 contains a very flexible five-pin communi-

cation port that can be configured to interface with a wide

variety of media transceivers at a wide range of data rates. The

most common transceiver types are twisted-pair, powerline,

RF, IR, fiber-optics, and coaxial.

The CY7C531x0 is manufactured using state-of-the-art

0.35-µm Flash technology, providing to designers the most

cost-effective Neuron chip solution.

• Low operating current; sleep mode operation for

reduced current consumption^[1]

Services at every layer of the OSI networking reference model

are implemented in the LonTalk firmware-based protocol

stored in 10-KB ROM (CY7C53120E2), 12-KB ROM

(CY7C53120E4), or off-chip memory (CY7C53150). The

firmware also contains 34 preprogrammed I/O drivers, greatly

simplifying application programming. The application program

is stored in the Flash memory (CY7C53120) and/or off-chip

memory (CY7C53150), and may be updated by downloading

over the network.

• 0.35-µm Flash process technology

• 5.0V operation

• On-chip LVD circuit to prevent nonvolatile memory

corruption during voltage drops

• 2,048 bytes of SRAM for buffering network data,

system, and application data storage

• 512 bytes (CY7C53150), 2048 bytes (CY7C53120E2),

4096 bytes (CY7C53120E4) of Flash memory with

on-chip charge pump for flexible storage of configu-

ration data and application code

• Addresses up to 58 KB of external memory

(CY7C53150)

• 10 KB (CY7C53120E2), 12 KB (CY7C53120E4) of ROM

containing LonTalk network protocol firmware

• Maximum input clock operation of 20 MHz

(CY7C53150), 10 MHz (CY7C53120E2), 40 MHz

(CY7C53120E4) over a –40°C to 85°C^[2]temperature

range

The CY7C53150 incorporates an external memory interface

that can address up to 64 KB with 6 KB of the address space

mapped internally. LonWorks nodes that require large appli-

cation programs can take advantage of this external memory

capability.

The CY7C53150 Neuron chip is an exact replacement for the

Motorola MC143150Bx and Toshiba TMPN3150B1 devices.

The CY7C53120E2 Neuron chip is an exact replacement for

the Motorola MC143120E2 device since it contains the same

firmware in ROM.

• 64-pin TQFP package (CY7C53150)

• 32-pin SOIC or 44-pin TQFP package (CY7C53120)

Logic Block Diagram

CP4

CP0

Media Access

Control Processor

Communications

Port

IO10

IO0

Network

Internal

I/O Block

Processor

Data Bus

(0:7)

Application

Processor

2 Timer/

Counters

Internal

Address Bus

(0:15)

2 KB RAM

CLK1

Oscillator,

Clock, and

Control

CLK2

SERVICE

RESET

Flash

External

Address/Data Bus

(CY7C53150)

ROM

(CY7C53120)

Notes:

1. Rare combinations of wake-up events occurring during the go to sleep sequence could produce unexpected sleep behavior. For details please refer to Cypress’s

Neuron Metastability Description application note.

2. Maximum Junction Temperature is 105°C. T_Junction= T_Ambient+ V•I•θ_JA. 32-pin SOIC θ_JA= 51C/W. 44-pin TQFP θ_JA= 43C/W. 64-pin TQFP θ_JA= 44C/W.

Cypress Semiconductor Corporation

Document #: 38-10001 Rev. *D

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised March 24, 2003

12 3 4 5 6 7...12

中文翻译

下载PDF

CY7C53120E4-40SI 替代型号

型号	品牌	替代类型	描述	数据表
CY7C53120E4-40SXIT	CYPRESS	完全替代	Neuron㈢ Chip Network Processor
CY7C53120E2-10AXI	CYPRESS	类似代替	Neuron㈢ Chip Network Processor
TMPN3120FE3M	TOSHIBA	类似代替	TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

与CY7C53120E4-40SI相关器件

型号	品牌	获取价格	描述	数据表
CY7C53120E4-40SIT	CYPRESS	获取价格	LAN Controller, 5 Channel(s), CMOS, PDSO32, 0.450 INCH, SOIC-32
CY7C53120E4-40SXI	CYPRESS	获取价格	Neuron㈢ Chip Network Processor
CY7C53120E4-40SXI	INFINEON	获取价格	Control Communications
CY7C53120E4-40SXIT	CYPRESS	获取价格	Neuron㈢ Chip Network Processor
CY7C53120E4-40SXIT	INFINEON	获取价格	Control Communications
CY7C53120L8	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C53120L8-32SI	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C53120L8-44AI	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C53150	CYPRESS	获取价格	Neuron?? Chip Network Processor
CY7C53150_07	CYPRESS	获取价格	Neuron㈢ Chip Network Processor

与CY7C53120E4-40SI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C53120E4-40SI

CY7C53120E4-40SI 数据手册

CY7C53120E4-40SI 替代型号

与CY7C53120E4-40SI相关器件

与CY7C53120E4-40SI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C53120E4-40SI

CY7C53120E4-40SI 数据手册

CY7C53120E4-40SI 替代型号

与CY7C53120E4-40SI相关器件

与CY7C53120E4-40SI相关文章

您还可以找

您在本页遇到什么问题？