Datasheet > 微控制器和处理器 > 串行 IO/通信控制器> CY7C53150-20AXI

CY7C53150-20AXI

更新时间： 2024-11-25 04:38:11

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
14页	380K
描述
Neuron㈢ Chip Network Processor

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C53150-20AXI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	QFP
包装说明：	TQFP-64	针数：	64
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.31.00.01	Factory Lead Time：	1 week
风险等级：	2.24	Samacsys Description：	Cypress Semiconductor CY7C53150-20AXI, 8 bit Neuron Chip Microcontroller, 20MHz, 0.5 kB Flash, 64-Pin TQFP
地址总线宽度：	16	边界扫描：	NO
最大时钟频率：	20 MHz	数据编码/解码方法：	DIFF BIPHASE-LEVEL
外部数据总线宽度：	8	JESD-30 代码：	S-PQFP-G64
JESD-609代码：	e4	长度：	14 mm
低功率模式：	NO	湿度敏感等级：	3
串行 I/O 数：	5	端子数量：	64
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	LQFP
封装等效代码：	QFP64,.6SQ,32	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE	峰值回流温度（摄氏度）：	260
电源：	5 V	认证状态：	Not Qualified
座面最大高度：	1.6 mm	子类别：	Serial IO/Communication Controllers
最大压摆率：	32 mA	最大供电电压：	5.5 V
最小供电电压：	4.5 V	标称供电电压：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：	GULL WING	端子节距：	0.8 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	14 mm	uPs/uCs/外围集成电路类型：	SERIAL IO/COMMUNICATION CONTROLLER, LAN

CY7C53150-20AXI 数据手册

CY7C53150

CY7C53120

Neuron^®Chip Network Processor

Features

• Three 8-bit pipelined processors for concurrent processing

of application code and network traffic

• 10 KB (CY7C53120E2), 12 KB (CY7C53120E4) of ROM

containing LonTalk^®network protocol firmware

• 11-pin IO port programmable in 34 modes for fast appli-

cation program development

• Maximum input clock operation of 20 MHz (CY7C53150),

10 MHz (CY7C53120E2), 40 MHz (CY7C53120E4) over a

–40°C to 85°C^[2]temperature range

• Two 16-bit timer/counters for measuring and generating IO

device waveforms

• 64-pin TQFP package (CY7C53150)

• 5-pin communication port that supports direct connect and

network transceiver interfaces

• 32-pin SOIC or 44-pin TQFP package (CY7C53120)

Functional Description

• Programmable pull ups on IO4–IO7 and 20 mA sink current

on IO0–IO3

The CY7C531x0 Neuron^®chip implements a node for

LonWorks^®distributed intelligent control networks. It incorpo-

rates, on a single chip, the necessary communication and

control functions, both in hardware and firmware, that facilitate

the design of a LonWorks node.

• Unique48-bitIDnumberineverydevicetofacilitatenetwork

installation and management

• Low operating current; sleep mode operation for reduced

current consumption^[1]

• 0.35 μm Flash process technology

• 5.0V operation

The CY7C531x0 contains a very flexible 5-pin communication

port that can be configured to interface with a wide variety of

media transceivers at a wide range of data rates. The most

common transceiver types are twisted-pair, powerline, RF, IR,

fiber-optics, and coaxial.

• On-chip LVD circuit to prevent nonvolatile memory

corruption during voltage drops

• 2,048 bytes of SRAM for buffering network data, system,

and application data storage

The CY7C531x0 is manufactured using state of the art

0.35-μm Flash technology, providing to designers the most

cost-effective Neuron chip solution.

• 512 bytes (CY7C53150), 2048 bytes (CY7C53120E2),

4096 bytes (CY7C53120E4) of Flash memory with on-chip

charge pump for flexible storage of configuration data and

application code

Services at every layer of the OSI networking reference model

are implemented in the LonTalk firmware based protocol

stored in 10-KB ROM (CY7C53120E2), 12-KB ROM

(CY7C53120E4), or off-chip memory (CY7C53150). The

• Addresses up to 58 KB of external memory (CY7C53150)

Logic Block Diagram

CP4

CP0

Media Access

Control Processor

Communications

Port

IO10

IO0

Network

Internal

IO Block

Processor

Data Bus

(0:7)

Application

Processor

2 Timer/

Counters

Internal

Address Bus

(0:15)

2 KB RAM

CLK1

Oscillator,

Clock, and

Control

CLK2

SERVICE

RESET

Flash

External

Address/Data Bus

(CY7C53150)

ROM

(CY7C53120)

Notes

1. Rare combinations of wake-up events occurring during the go to sleep sequence could produce unexpected sleep behavior. For details, refer to Cypress’s Neuron

Metastability Description application note.

2. Maximum Junction Temperature is 105°C. T

= T

+ V•I•θ_JA. 32-pin SOIC θ_JA= 51C/W. 44-pin TQFP θ_JA= 43C/W. 64-pin TQFP θ_JA= 44C/W.

Junction

Ambient

Cypress Semiconductor Corporation

Document #: 38-10001 Rev. *E

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised March 14, 2007

[+] Feedback

12 3 4 5 6 7...14

中文翻译

下载PDF

CY7C53150-20AXI 替代型号

型号	品牌	替代类型	描述	数据表
CY7C53150-20AXIT	CYPRESS	完全替代	Neuron㈢ Chip Network Processor

与CY7C53150-20AXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C53150-20AXIT	CYPRESS	获取价格	Neuron㈢ Chip Network Processor
CY7C53150-20AXIT	INFINEON	获取价格	Control Communications
CY7C53150L	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C53150L-64AI	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C60113-PVXC	CYPRESS	获取价格	enCoRe⑩ II Low Voltage Microcontroller
CY7C60123-PVXC	CYPRESS	获取价格	enCoRe⑩ II Low Voltage Microcontroller
CY7C60123-PXC	CYPRESS	获取价格	enCoRe⑩ II Low Voltage Microcontroller
CY7C601-25BC	CYPRESS	获取价格	RISC Microprocessor, 32-Bit, 25MHz, CMOS, PPGA207,
CY7C601-25GC	CYPRESS	获取价格	RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA207
CY7C601-25GMB	CYPRESS	获取价格	RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA207,

与CY7C53150-20AXI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C53150-20AXI

CY7C53150-20AXI 技术参数

CY7C53150-20AXI 数据手册

CY7C53150-20AXI 替代型号

与CY7C53150-20AXI相关器件

与CY7C53150-20AXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C53150-20AXI

CY7C53150-20AXI 技术参数

CY7C53150-20AXI 数据手册

CY7C53150-20AXI 替代型号

与CY7C53150-20AXI相关器件

与CY7C53150-20AXI相关文章

您还可以找

您在本页遇到什么问题？