Datasheet > CY7C53150-20AXI

CY7C53150-20AXI

更新时间： 2024-11-26 14:56:11

品牌	Logo	应用领域
英飞凌 - INFINEON		时钟局域网微控制器外围集成电路
页数	文件大小	规格书
19页	539K
描述
Control Communications

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C53150-20AXI 数据手册

CY7C53150, CY7C53120

Neuron Chip Network Processor

Features

■ Three 8-bit pipelined processors for concurrent processing of

application code and network traffic

■ On-chip LVD circuit to prevent nonvolatile memory corruption

during voltage drops

■ 11-pin I/O port programmable in 34 modes for fast application

program development

■ 2,048 bytes of SRAM for buffering network data, system, and

application data storage

■ Two 16-bit timer/counters for measuring and generating I/O

device waveforms

■ 512 bytes (CY7C53150), 2048 bytes (CY7C53120E2), 4096

bytes (CY7C53120E4) of Flash memory with on-chip charge

pump for flexible storage of configuration data and application

code

■ 5-pin communication port that supports direct connect and

network transceiver interfaces

■ Addresses up to 58 KB of external memory (CY7C53150)

■ Programmable pull-ups on I/O4–I/O7 and 20 mA sink current

on I/O0–I/O3

■ 10 KB (CY7C53120E2), 12 KB (CY7C53120E4) of ROM

containing LonTalk network protocol firmware

■ Unique 48-bit ID number in every device to facilitate network

installation and management

■ Maximum input clock operation of 20 MHz (CY7C53150),

10 MHz (CY7C53120E2), 40 MHz (CY7C53120E4) over a

–40°C to 85°C^[2]temperature range

■ Low operating current; sleep mode operation for reduced

current consumption^[1]

■ 64-pin TQFP package (CY7C53150)

■ 0.35 m flash process technology

■ 5.0 V operation

■ 32-pin SOIC or 44-pin TQFP package (CY7C53120)

Logic Block Diagram

CP4

CP0

Media Access

Control Processor

Communications

Port

I/O10

I/O0

Network

Processor

Internal

Data Bus

(0:7)

I/O Block

Application

Processor

2 Timer/

Counters

Internal

Address Bus

(0:15)

2 KB RAM

Flash

CLK1

Oscillator,

Clock, and

Control

CLK2

SERVICE

RESET

External

Address/Data Bus

(CY7C53150)

ROM

(CY7C53120)

Notes

1. Rare combinations of wake-up events occurring during the go to sleep sequence could produce unexpected sleep behavior.

2. Maximum Junction Temperature is 105 °C. T = T

+ V•I•_JA. 32-pin SOIC _JA= 51 °C/W. 44-pin TQFP _JA= 43 °C/W. 64-pin TQFP _JA= 44 °C/W.

Junction

Ambient

Cypress Semiconductor Corporation

Document Number: 38-10001 Rev. *L

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised May 16, 2017

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY7C53150-20AXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C53150-20AXIT	CYPRESS	获取价格	Neuron㈢ Chip Network Processor
CY7C53150-20AXIT	INFINEON	获取价格	Control Communications
CY7C53150L	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C53150L-64AI	CYPRESS	获取价格	3.3V Neuron Chip Network Processor
CY7C60113-PVXC	CYPRESS	获取价格	enCoRe⑩ II Low Voltage Microcontroller
CY7C60123-PVXC	CYPRESS	获取价格	enCoRe⑩ II Low Voltage Microcontroller
CY7C60123-PXC	CYPRESS	获取价格	enCoRe⑩ II Low Voltage Microcontroller
CY7C601-25BC	CYPRESS	获取价格	RISC Microprocessor, 32-Bit, 25MHz, CMOS, PPGA207,
CY7C601-25GC	CYPRESS	获取价格	RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA207
CY7C601-25GMB	CYPRESS	获取价格	RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA207,

与CY7C53150-20AXI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C53150-20AXI

CY7C53150-20AXI 数据手册

与CY7C53150-20AXI相关器件

与CY7C53150-20AXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C53150-20AXI

CY7C53150-20AXI 数据手册

与CY7C53150-20AXI相关器件

与CY7C53150-20AXI相关文章

您还可以找

您在本页遇到什么问题？