5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C1464AV25-200BGXI
CY7C1464AV25-200BGXI PDF预览

CY7C1464AV25-200BGXI

更新时间： 2024-11-16 05:09:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
27页 506K
描述
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL⑩ Architecture

阅读下载

中文翻译

获取价格

CY7C1464AV25-200BGXI 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：BGA包装说明：14 X 22 MM, 1.76 MM HEIGHT, LEAD FREE, FBGA-209
针数：209Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.84Is Samacsys：N
最长访问时间：3.2 ns其他特性：PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)：200 MHzI/O 类型：COMMON
JESD-30 代码：R-PBGA-B209JESD-609代码：e1
长度：22 mm内存密度：37748736 bit
内存集成电路类型：ZBT SRAM内存宽度：72
湿度敏感等级：3功能数量：1
端子数量：209字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：512KX72输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装等效代码：BGA209,11X19,40封装形状：RECTANGULAR
封装形式：GRID ARRAY并行/串行：PARALLEL
峰值回流温度（摄氏度）：260电源：1.8/2.5,2.5 V
认证状态：Not Qualified座面最大高度：1.96 mm
最大待机电流：0.12 A最小待机电流：2.38 V
子类别：SRAMs最大压摆率：0.385 mA
最大供电电压 (Vsup)：2.625 V最小供电电压 (Vsup)：2.375 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Silver/Copper (Sn/Ag/Cu)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：20宽度：14 mm
Base Number Matches：1

CY7C1464AV25-200BGXI 数据手册

 浏览型号CY7C1464AV25-200BGXI的Datasheet PDF文件第2页浏览型号CY7C1464AV25-200BGXI的Datasheet PDF文件第3页浏览型号CY7C1464AV25-200BGXI的Datasheet PDF文件第4页浏览型号CY7C1464AV25-200BGXI的Datasheet PDF文件第5页浏览型号CY7C1464AV25-200BGXI的Datasheet PDF文件第6页浏览型号CY7C1464AV25-200BGXI的Datasheet PDF文件第7页 
CY7C1460AV25  
CY7C1462AV25  
CY7C1464AV25  
36-Mbit (1M x 36/2M x 18/512K x 72)  
Pipelined SRAM with NoBL™ Architecture  
Functional Description  
Features  
• Pin-compatible and functionally equivalent to ZBT™  
• Supports 250-MHz bus operations with zero wait states  
— Available speed grades are 250, 200 and 167 MHz  
The CY7C1460AV25/CY7C1462AV25/CY7C1464AV25 are  
2.5V, 1M x 36/2M x 18/512 x 72 Synchronous pipelined burst  
SRAMs with No Bus Latency™ (NoBL™) logic, respectively.  
They are designed to support unlimited true back-to-back  
Read/Write operations with no wait states. The  
• Internally self-timed output buffer control to eliminate  
the need to use asynchronous OE  
CY7C1460AV25/CY7C1462AV25/CY7C1464AV25  
are  
equipped with the advanced (NoBL) logic required to enable  
consecutive Read/Write operations with data being trans-  
ferred on every clock cycle. This feature dramatically improves  
the throughput of data in systems that require frequent  
• Fully registered (inputs and outputs) for pipelined  
operation  
• Byte Write capability  
• 2.5V core power supply  
Write/Read  
transitions.  
The  
CY7C1460AV25/CY7C1462AV25/CY7C1464AV25  
pin-compatible and functionally equivalent to ZBT devices.  
are  
• 2.5V/1.8V I/O power supply  
• Fast clock-to-output times  
— 2.6 ns (for 250-MHz device)  
• Clock Enable (CEN) pin to suspend operation  
• Synchronous self-timed writes  
All synchronous inputs pass through input registers controlled  
by the rising edge of the clock. All data outputs pass through  
output registers controlled by the rising edge of the clock. The  
clock input is qualified by the Clock Enable (CEN) signal,  
which when deasserted suspends operation and extends the  
previous clock cycle. Write operations are controlled by the  
Byte Write Selects (BWa–BWh for CY7C1464AV25,  
BWa–BWd for CY7C1460AV25 and BWa–BWb for  
CY7C1462AV25) and a Write Enable (WE) input. All writes are  
conducted with on-chip synchronous self-timed write circuitry.  
• CY7C1460AV25, CY7C1462AV25 available in  
JEDEC-standard lead-free 100-pin TQFP package,  
lead-free and non-lead-free 165-ball FBGA package.  
CY7C1464AV25 available in lead-free and non-lead-free  
209-ball FBGA package  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• Burst capability—linear or interleaved burst order  
• “ZZ” Sleep Mode option and Stop Clock option  
Three synchronous Chip Enables (CE1, CE2, CE3) and an  
asynchronous Output Enable (OE) provide for easy bank  
selection and output three-state control. In order to avoid bus  
contention, the output drivers are synchronously three-stated  
during the data portion of a write sequence.  
Logic Block Diagram–CY7C1460AV25 (1M x 36)  
ADDRESS  
REGISTER 0  
A0, A1, A  
A1  
A0  
A1'  
A0'  
D1  
D0  
Q1  
Q0  
BURST  
LOGIC  
MODE  
C
ADV/LD  
C
CLK  
CEN  
WRITE ADDRESS  
REGISTER 1  
WRITE ADDRESS  
REGISTER 2  
O
O
S
U
D
A
T
U
T
P
T
P
E
N
S
U
T
U
T
ADV/LD  
A
E
WRITE REGISTRY  
AND DATA COHERENCY  
CONTROL LOGIC  
R
E
G
I
MEMORY  
ARRAY  
B
U
F
S
T
E
E
R
I
DQs  
DQP  
DQP  
DQP  
DQP  
WRITE  
DRIVERS  
BW  
BW  
a
a
b
c
d
A
M
P
b
BW  
BW  
c
S
T
E
R
S
F
d
E
R
S
S
WE  
E
E
N
G
INPUT  
REGISTER 1  
INPUT  
REGISTER 0  
E
E
OE  
READ LOGIC  
CE1  
CE2  
CE3  
SLEEP  
CONTROL  
ZZ  
Cypress Semiconductor Corporation  
Document #: 38-05354 Rev. *D  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised June 22, 2006  
[+] Feedback  
1234567...27

中文翻译

下载PDF

与CY7C1464AV25-200BGXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1464AV25-250 CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV25-250BGC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV25-250BGI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV25-250BGXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV25-250BGXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33 CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167 CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167BGC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167BGI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167BGXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined

与CY7C1464AV25-200BGXI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证